USB 3.0 Link Layer Test Specification

2y ago
93 Views
2 Downloads
1.21 MB
103 Pages
Last View : 5m ago
Last Download : 2m ago
Upload by : Kian Swinton
Transcription

Universal Serial Bus 3.1Link Layer Test SpecificationDate:June 18, 2020Revision:0.97

Chapter 1: IntroductionRevision 0.976/18/2020Copyright 2013-2020, USB Implementers Forum, Inc.All rights reserved.A LICENSE IS HEREBY GRANTED TO REPRODUCE THIS SPECIFICATION FOR INTERNAL USEONLY. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTEDOR INTENDED HEREBY.USB-IF AND THE AUTHORS OF THIS SPECIFICATION EXPRESSLY DISCLAIM ALL LIABILITYFOR INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, RELATING TO IMPLEMENTATIONOF INFORMATION IN THIS SPECIFICATION. USB-IF AND THE AUTHORS OF THISSPECIFICATION ALSO DO NOT WARRANT OR REPRESENT THAT SUCH IMPLEMENTATION(S)WILL NOT INFRINGE THE INTELLECTUAL PROPERTY RIGHTS OF OTHERS.THIS SPECIFICATION IS PROVIDED "AS IS" AND WITH NO WARRANTIES, EXPRESS OR IMPLIED,STATUTORY OR OTHERWISE. ALL WARRANTIES ARE EXPRESSLY DISCLAIMED. NOWARRANTY OF MERCHANTABILITY, NO WARRANTY OF NON-INFRINGEMENT, NOWARRANTY OF FITNESS FOR ANY PARTICULAR PURPOSE, AND NO WARRANTY ARISING OUTOF ANY PROPOSAL, SPECIFICATION, OR SAMPLE.IN NO EVENT WILL USB-IF OR USB-IF MEMBERS BE LIABLE TO ANOTHER FOR THE COST OFPROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATAOR ANY INCIDENTAL, CONSEQUENTIAL, INDIRECT, OR SPECIAL DAMAGES, WHETHER UNDERCONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THE USE OFTHIS SPECIFICATION, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THEPOSSIBILITY OF SUCH DAMAGES.USB 3.1 Link Layer Test Specification

Chapter 1: IntroductionRevision 0.976/18/2020Revision HistoryRevisionIssue DateComments0.56/1/2009Initial revision for internal review only.0.82/4/10First revision for external review0.9RC10/20/2010Revision incorporating changes due to errata1.0RC6/15/11First 1.0 Revision for external review1.010/26/20111.19/13/12Editorial changes and small test edits1.1.15/17/2013Added debug port test and a timer change1.1.26/6/13TD 7.1, 26, 38 updates1.1.36/14/13TD 7.6, 7.37 updates1.1.48/2/13License Information1.1.510/3/13TD 7.27-29 updates0.512/10/13Initially updated asserts and some tests to USB 3.1 TestSpec0.63/12/14Updated TDs to USB 3.1 Test Spec0.6510/3/14Updated TDs 6.2 and 7.39, a few tests implemented0.712/18/14Updates to TDs 7.6 and 7.360.751/23/15Updates to TD 7.1 for ECN3/27/15Added TDs 7.40 and 7.41 to cover a CH 9 assert andtPollingLFPSTimeout update0.763/31/15Version increment for new tests and TD 7.41 terminology0.96/24/15TD 7.40 updated for long host far-end term detect0.918/6/15TD 7.7 updated to remove extraneous step, TD 7.12 updatedstep numbers for clarity0.9211/19/15TD 7.40 updates to remove transition to eSS.Disabled0.939/22/16TD 6.2 updated to account for clock limitation0.9311/30/16TD 7.30 updated to include note that LVS must notcontribute to a timeout error0.93.53/10/17Re-Timer updates added to a number of TDs, Table 4-1updated0.941/2/18More Re-Timer updates added to a handful of TDs,tRecoveryTimeout added, Polling.LFPS handshake end test0.952/1/19TD 7.40 update for retimer, TD 7.17 tRecoveryActiveTimeoutadded, TD 7.37 added LDM steps, TD 7.29 added that PUTmay send Idle symbols between Recovery and HotReset.Active, TD 6.2 SKP test SKP symbol error defined0.967/8/19Fix typo: tU0Recovery changed to tU0RecoveryTimeoutTD 7.17 Specify how to measure timeout for PUT withcaptive retimer0.976/18/20TD 7.17 updated for retimer no low side timer differenceTD 7.31 timer language updatedUSB 3.1 Link Layer Test Specification

Chapter 1: IntroductionRevision 0.97Significant Contributors:Amanda HoslerSpecwerkz LLCRahman IsmailIntel CorporationTyler JoeLeCroy CorporationMike MichelettiLeCroy CorporationKiichi MutoRenesas Electronics CorporationMario PasqualiEllisys CorporationMichael PasumanskyLeCroy CorporationPeter TengRenesas Electronics CorporationChuck TreftsEllisys CorporationAbel AstleyEllisys Corporation6/18/2020Contents1INTRODUCTION . 12TERMS AND ABBREVIATIONS . 23TEST ASSERTIONS . 3Chapter 7 Test Assertions: Link Layer . 3Subsection reference: 7.2 Link Management and Flow Control . 3Subsection reference: 7.2.1 Packets and Packet Framing . 3Subsection reference: 7.2.1.1 Header Packet Structure . 3Subsection reference: 7.2.1.1.1 Header Packet Framing . 3Subsection reference: 7.2.1.1.2 Packet Header . 3Subsection reference: 7.2.1.1.3 Link Control Word . 3Subsection reference: 7.2.1.2 Data Packet Payload Structure . 3Subsection reference: 7.2.1.2.1 Data Packet Payload Framing . 3Subsection reference: 7.2.1.2.2 Data Packet Payload . 4Subsection reference: 7.2.1.2.3 Data Payload Structure and Spacing between DPH and DPP . 4Subsection reference: 7.2.1.3 SuperSpeedPlus Packet Placement . 4Subsection reference: 7.2.2 Link Commands . 4Subsection reference: 7.2.2.1 Link Command Structure . 4Subsection reference: 7.2.2.2 Link Command Word Definition . 5Subsection reference: 7.2.2.3 Link Command Placement . 5Subsection reference: 7.2.3 Logical Idle . 5USB 3.1 Link Layer Test Specification

Chapter 1: IntroductionRevision 0.976/18/2020Subsection reference: 7.2.4 Link Command Usage for Flow Control, Error Recovery, and PowerManagement . 5Subsection reference: 7.2.4.1 Header Packet Flow Control and Error Recovery . 5Subsection reference: 7.2.4.1.1 Initialization . 5Subsection reference: 7.2.4.1.2 General Rules of LGOOD n and LCRD x Usage . 9Subsection reference: 7.2.4.1.3 Transmitting Header Packets . 9Subsection reference: 7.2.4.1.4 Deferred DPH . 10Subsection reference: 7.2.4.1.5 Receiving Header Packets . 10Subsection reference: 7.2.4.1.6 Receiving Data Packet Header in SuperSpeedPlus Operation . 11Subsection reference: 7.2.4.1.7 SuperSpeed Rx Header Buffer Credit . 11Subsection reference: 7.2.4.1.8 SuperSpeedPlus Type 1/Type 2 Rx Buffer Credit . 12Subsection reference: 7.2.4.1.9 Receiving Data Packet Payload . 12Subsection reference: 7.2.4.1.10 Receiving LGOOD n . 13Subsection reference: 7.2.4.1.11 Receiving LCRD x/LCRD1 x/LCRD2 x . 13Subsection reference: 7.2.4.1.12 Receiving LBAD . 13Subsection reference: 7.2.4.1.13 Transmitting Timers . 13Subsection reference: 7.2.4.2.1 Power Management Link Timers . 14Subsection reference: 7.2.4.2.2 Low Power Link State Initiation . 15Subsection reference: 7.2.4.2.3 U1/U2 Entry Flow . 16Subsection reference: 7.2.4.2.4 U3 Entry Flow . 16Subsection reference: 7.2.4.2.5 Concurrent Low Power Link Management Flow . 17Subsection reference: 7.2.4.2.6 Concurrent Low Power Link Management and Recovery Flow . 17Subsection reference: 7.2.4.2.7 Low Power Link State Exit Flow . 17Subsection reference: 7.3 Link Error Rules/Recovery . 18Subsection reference: 7.3.3 Link Error Statistics . 18Subsection reference: 7.3.3.1 Link Error Count . 18Subsection reference: 7.3.4.1 Packet Framing Errors . 18Subsection reference: 7.3.5 Link Commands Errors . 19Subsection reference: 7.3.6 ACK Tx Header Sequence Number Errors . 19Subsection reference: 7.3.7 Header Sequence Number Advertisement Error . 20Subsection reference: 7.3.8 SuperSpeed Rx Header Buffer Credit Advertisement Error . 20Subsection reference: 7.3.9 SuperSpeedPlus Type 1/Type 2 Rx Buffer Credit Advertisement Error . 20Subsection reference: 7.3.10 Training Sequence Error . 20Subsection reference: 7.4 PowerOn Reset and Inband Reset . 21Subsection reference: 7.4.1 Power On Reset . 21Subsection reference: 7.4.2 Inband Reset . 21Subsection reference: 7.5 Link Training and Status State Machine (LTSSM) . 22Subsection reference: 7.5.1 eSS.Disabled . 22Subsection reference: 7.5.1.1 eSS.Disabled for Downstream Ports and Hub Upstream Ports . 23Subsection reference: 7.5.1.1.1 eSS.Disabled Requirements . 23Subsection reference: 7.5.1.1.2 Exit from eSS.Disabled . 23Subsection reference: 7.5.1.2 eSS.Disabled for Upstream Ports of Peripheral Devices . 23Subsection reference: 7.5.1.2.2 eSS.Disabled Requirements . 23Subsection reference: 7.5.1.2.3 Exit from eSS.Disabled.Default . 23Subsection reference: 7.5.1.2.4 Exit from eSS.Disabled.Error . 23Subsection reference: 7.5.2 eSS.Inactive . 24Subsection reference: 7.5.2.3 eSS.Inactive.Quiet . 24Subsection reference: 7.5.2.3.1 eSS.Inactive.Quiet Requirement . 24Subsection reference: 7.5.2.3.2 Exit from eSS.Inactive.Quiet . 24Subsection reference: 7.5.2.4 eSS.Inactive.Disconnect.Detect. 24Subsection reference: 7.5.2.4.1 eSS.Inactive.Disconnect.Detect Requirements. 24Subsection reference: 7.5.2.4.2 Exit from eSS.Inactive.Disconnect.Detect . 24Subsection reference: 7.5.3 Rx.Detect . 24Subsection reference: 7.5.3.3 Rx.Detect.Reset . 24Subsection reference: 7.5.3.3.1 Rx.Detect.Reset Requirements . 24Subsection reference: 7.5.3.3.2 Exit from Rx.Detect.Reset . 24USB 3.1 Link Layer Test Specification

Chapter 1: IntroductionRevision 0.976/18/2020Subsection reference: 7.5.3.4 Rx.Detect.Active . 25Subsection reference: 7.5.3.5 Rx.Detect.Active Requirement . 25Subsection reference: 7.5.3.6 Exit from Rx.Detect.Active . 25Subsection reference: 7.5.3.7 Rx.Detect.Quiet . 25Subsection reference: 7.5.3.7.1 Rx.Detect.Quiet Requirements . 25Subsection reference: 7.5.3.7.2 Exit from Rx.Detect.Quiet . 25Subsection reference: 7.5.4 Polling . 26Subsection reference: 7.5.4.2 Polling Requirements . 26Subsection reference: 7.5.4.3 Polling.LFPS . 26Subsection reference: 7.5.4.3.1 Polling.LFPS Requirements . 26Subsection reference: 7.5.4.3.2 Exit from Polling.LFPS . 27Subsection reference: 7.5.4.4 Polling.LFPSPlus . 28Subsection reference: 7.5.4.4.1 Polling.LFPSPlus Requirements . 28Subsection reference: 7.5.4.4.2 Exit from Polling.LFPSPlus . 28Subsection reference: 7.5.4.5 Polling.PortMatch . 29Subsection reference: 7.5.4.5.2 Polling.PortMatch Requirements . 29Subsection reference: 7.5.4.5.3 Exit from Polling.PortMatch . 29Subsection reference: 7.5.4.6 Polling.PortConfig. 30Subsection reference: 7.5.4.6.1 Polling.PortConfig Requirements . 30Subsection reference: 7.5.4.6.2 Exit from Polling.PortConfig . 30Subsection reference: 7.5.4.7 Polling.RxEQ . 31Subsection reference: 7.5.4.7.1 Polling.RxEQ Requirements . 31Subsection reference: 7.5.4.7.2 Exit from Polling.RxEQ . 31Subsection reference: 7.5.4.8 Polling.Active . 31Subsection reference: 7.5.4.8.1 Polling.Active Requirements . 31Subsection reference: 7.5.4.8.2 Exit from Polling.Active . 31Subsection reference: 7.5.4.9 Polling.Configuration . 32Subsection reference: 7.5.4.9.1 Polling.Configuration Requirements . 32Subsection reference: 7.5.4.9.2 Exit from Polling.Configuration . 33Subsection reference: 7.5.4.10 Polling.Idle . 34Subsection reference: 7.5.4.10.1 Polling.Idle Requirements . 34Subsection reference: 7.5.4.10.2 Exit form Polling.Idle . 34Subsection reference: 7.5.5 Compliance Mode . 35Subsection reference: 7.5.5.1 Compliance Mode Requirements . 36Subsection reference: 7.5.5.2 Exit from Compliance Mode . 36Subsection reference: 7.5.6 U0 . 36Subsection reference: 7.5.6.1 U0 Requirements . 36Subsection reference: 7.5.6.2 Exit from U0. 36Subsection reference: 7.5.7 U1 . 37Subsection reference : 7.5.7.1 U1 Requirements . 37Subsection reference: 7.5.7.2 Exit from U1. 37Subsection reference: 7.5.8 U2 . 38Subsection reference: 7.5.8.1 U2 Requirements . 38Subsection reference: 7.5.8.2 Exit from U2.

1.1 9/13/12 Editorial changes and small test edits 1.1.1 5/17/2013 Added debug port test and a timer change 1.1.2 6/6/13 TD 7.1, 26, 38 updates 1.1.3 6/14/13 TD 7.6, 7.37 updates 1.1.4 8/2/13 License Information 1.1.5 10/3/13 TD 7.27-29 updates 0.5 12/10/13 Initially updated asserts and some tests to USB 3.1 Test

Related Documents:

USB-Link IDSC Holdings LLC retains all ownership rights to the USB-Link and its documentati on. The USB-Link source code is a confidential trade secret of ID SC Holdings LLC. You may not decipher or decompile USB-Link software, develop source code for the USB-Link, or know ingly allow others to do so. The USB- Link and its documentation may .

In-box 1m cable or Jabra 1.8m cable How to connect using Anker PowerLine/Newnex cable USB-A USB-C 3m USB-A to USB-C cable How to connect using Startech USB 3.0/USB 2.0 Startech USB Extender Power Adapter USB-A USB-A USB-C In-box

APC Back-UPS USB USB APC Back-UPS RS USB USB APC Back-UPS LS USB USB APC Back-UPS ES/CyberFort 350 USB APC Back-UPS BF500 USB APC BACK-UPS XS LCD USB APC Smart-UPS USB USB APC Back-UPS 940-0095A/C cables APC Back-UPS 940-0020B/C cables APC Back-UPS 940-0023A cable APC Back-UPS Office 940-0119A cable APC Ba

USB-Link 2 Bluetooth Edition Installation and Setup Manual IDSC Holdings LLC retains all ownership rights to USB- Link 2 and its documentation. The USB-Link 2 source code is a confidential trade secret of IDSC Holdings LLC. You may not decipher or de-compile USB-Link 2, develop source code for USB-Link 2, or knowingly allow others to do so.File Size: 946KB

4. USB 2.0 connector Connect USB-compatible devices, such as a USB keyboard, USB mouse, USB storage device, or USB printer. 5. USB 3.2 connector Gen 1 Connect USB-compatible devices, such as a USB keyboard, USB mouse,

USB-COMi-TB . USB-COMi-TB USB to Industrial Single RS-422 / 485 Adapter Manual . The USB-COMi-TB USB-to-Industrial Single RS-422/485 Adapter is designed to make industrial communication port expansion quick and simple. Connecting to a USB port on your computer or USB hub, the USB-COMi-TB instantly adds an industrial communication port to your .

Bridgeport CNC TorqCut 22 USB-A001 Bridgeport Lathe - EZ-Path USB-A001 Bridgeport Mille - EZ Trax DX USB-A001 . HAAS Mini Mill USB-A001 HAAS SL20 Lathe 1999 USB-A001 HAAS VF2 Mill USB-A001 HAAS VF3 USB-A001 HAAS VF7 w/ Mitsumi D359T6 USB-D022 HACO ERM40200 USB-D001 Happy Embroidery Machine USB-D003

USB Keyboard console port The product USB keyboard port is compatible with Standard USB keyboards. Notes: a. USB keyboard and mouse ports are switchable, i.e. you can connect keyboard to mouse port and vice versa. However, for optimal operation it is recommended to connect USB keyboard to console USB keyboard port and USB mouse to console USB .