Quick Guide To SolvNet - Synopsys

2y ago
27 Views
2 Downloads
2.85 MB
44 Pages
Last View : 1m ago
Last Download : 2m ago
Upload by : Konnor Frawley
Transcription

A Quick Guide toSynopsys University Program ResourcesCourseware & SolvNetPlusUniversity Program, Synopsys TaiwanMay 2021

CONFIDENTIAL INFORMATIONThe information contained in this presentation is the confidential and proprietary information of Synopsys.You are not permitted to disseminate or use any ofthe information provided to you in this presentation outside of Synopsyswithout prior written authorization.IMPORTANT NOTICEIn the event information in this presentation reflects Synopsys’ future plans, such plans are as of the dateof this presentation and are subject to change. Synopsys is not obligated to update this presentation ordevelop the products with the features and functionality discussed in this presentation. Additionally,Synopsys’ services and products may only be offered and purchased pursuant to an authorized quote andpurchase order or a mutually agreed upon written contract with Synopsys.Synopsys Confidential Information 2021 Synopsys, Inc.2

Contents Membership Benefit Teaching Resources (courseware, generic libraries, PDKs) Knowledge Base (SolvNetPlus)Synopsys Confidential Information 2021 Synopsys, Inc.3

Contents Membership Benefit Teaching Resources (courseware, generic libraries, PDKs) Knowledge Base (SolvNetPlus)Synopsys Confidential Information 2021 Synopsys, Inc.4

Membership BenefitsTeachingResources教學資源IC Design and EDA Curriculum: Full Semester Courses – 80 courses for Bachelor and Master programs Workshops/Lectures - 30 courses Short Lectures/Labs - 28 coursesTeaching Support: 32/28nm & 90nm Generic Libraries and iPDK’s Generic Memory CompilerKnowledgeBase知識庫Access to SolvNetPlus for Synopsys knowledge base: Document – contains product release note, installation guide, user guide& reference manual Training – contains on-line videos for short trainings, CES trainingcourses, and product update trainings Search – provides an advanced search engine to retrieve informationfrom various sources, such as documentation, articles, training, and so on.*Requires SolvNetPlus account to access above-mentioned resources.Synopsys Confidential Information 2021 Synopsys, Inc.5

Contents Membership Benefit Teaching Resources (courseware, generic libraries, PDKs) Knowledge Base (SolvNetPlus)Synopsys Confidential Information 2021 Synopsys, Inc.6

Teaching Resources Access ram.htmlTeachingResources教學資源IC Design and EDA Curriculum: Full Semester Courses – 80 courses forBachelor and Master programs Workshops/Lectures - 30 courses Short Lectures/Labs - 28 coursesTeaching Support: 32/28nm & 90nm Generic Libraries andiPDK’s Generic Memory CompilerSynopsys Confidential Information 2021 Synopsys, Inc.7

Teaching ResourcesIC Design and EDA CurriculumSynopsys Confidential Information 2021 Synopsys, Inc.8

MasterBachelorIC Design Courses- Analog and Mixed-Signal IC Physical Design- IC Synthesis and Optimization- Numerical Methods- Analog Integrated Circuits- Introduction to Microelectronic Circuits- Scripting Languages for Beginners- Computer Architecture and Engineering- IC Synthesis and Optimization- Static Timing Analysis- Digital Integrated Circuits- Introduction to Semiconductor Devices- Synthesis and Optimization of Digital Integrated Circuits- IC Design Flow- Linear Algebra- Technical Writing- IC Design Introduction- Logic Design- IC Testing- Microprocessor Systems- Analog Modeling with Verilog-A- EDA Tools- Modeling and Optimization of IC Interconnects- ARC Processor-Based Embedded Programming- FPGA Prototyping- Rad-hard IC Design- Complex Functions- IC Design for Thermal Issues- RF IC Design- Crosstalk and Noise- IO Design- Synopsys EDA Tool Flow for Front-End Digital IC Design- Design for Test- Low Power Design- Synopsys EDA Tool Flow for Back-End Digital IC Design- Design of Embedded Systems- Low Power Design with Synopsys 32/28nmGeneric Library- Thermal and Electro-Thermal Simulation: Achievementsand Trends- Design of Special I/O's- Digital Signal Processing- Mixed-Signal IC DesignSynopsys Confidential Information 2021 Synopsys, Inc.9

WorkshopsShort LecturesShort Lectures and Workshops- Basic Perl Programming- IC Simulation Theory- RF Circuits- Characterization with SiliconSmart- Introduction to RF Communication- Scripting Languages- Circuit Simulation Transient Analysis- Introduction to Verilog HDL- Sequential Elements- Compiler Optimization and Code Generation- Low Power Design w/Synopsys 32/28nm Generic Library- Signal and Power Integrity- Low Power Methodology Manual for 32/28nm- Statistical Techniques for Timing Analysis- Operational Research- Subthreshold Design and Implementation- Optimization Methods- Synthesizing OpenSPARC with 32/28nm EDK- Physical Verification Russet Development- Techniques for Circuit Simulation- Power-Performance Optimization of Digital Circuits- User Interface Design- Process Variation Aware Design- Verification Methodology for Low Power- Advanced Design of Digital Circuits for SpecificApplications- Full Custom IC Design Flow with SynopsysCustom Tools- SystemVerilog Verification Tutorial- ASIC Design Flow Tutorial Based on Synopsys32/28nm Library- Project Management- Computer Networks- Digital Design with Verilog- Digital System Design and Simulation with VHDL- Embedded Systems Design- How to Create an Interoperable PDK- IC Fabrication- ASIC Design Flow Tutorial Based on Synopsys90nm Library- Software Methodology Module for CustomDesigner- Synopsys Design Flow Tutorial- Chip Design- Synopsys IC Design Flow Based on 90nm- Computer Arithmetic Applied to High-PerformanceGeneric LibraryCryptography- TCAD Course- TCAD for VLSI Design- TCAD Quick Start Guide- TCAD Short Course- Universal Verification Methodology- Design for TestabilitySynopsys Confidential Information 2021 Synopsys, Inc.10

Full Semester Courses Topics cover all aspects of IC/SoC design Courseware for Bachelor and Master level programs Full-semester courses contain 15 weeks of material and include the following components SyllabusLecturesLabsHomeworkSynopsys Confidential InformationExamsProjects 2021 Synopsys, Inc.11

Teaching ResourcesTeaching Support (Generic Libraries, PDKs, Generic Memory Compiler)Synopsys Confidential Information 2021 Synopsys, Inc.12

Generic Libraries (EDK) 32/28nm and 90nm Enables students to master advanced design methods using the latest Synopsys EDA tools Includes:Digital Standard CellLibraryI/O Cell LibraryI/O Special CellLibraryPhase Locked LoopLow Power MemoriesReference DesignsEmbedded Memories Used by Synopsys for:Curricula DevelopmentTo support development oflaboratory works and courseprojects.Customer EducationTo train customers withLeon3 and ORCAprocessors’ design.Global Technical ServicesTo train internal staff andcustomers on Synopsystools and low power flows.Synopsys Confidential InformationApplication ConsultantsTo develop and test sampledesigns and ReferenceMethodology scripts. 2021 Synopsys, Inc.13

Interoperable Process Design Kits (iPDKs) 32/28nm and 90nm Enables students to master AMS/Custom design with the Synopsys custom implementationtool suite Includes:Technology FilesParasitic ExtractionFilesSymbol Library andPython PCellsEmbedded MemoriesPhysical VerificationFilesHSPICE ModelsCallback ScriptsSetup FilesCurricula DevelopmentTo support development oflaboratory works and courseprojects.Customer EducationTo train customers withLeon3 and ORCAprocessors’ design.Global Technical ServicesTo train internal staff andcustomers on Synopsystools and low power flows.Synopsys Confidential InformationApplication ConsultantsTo develop and test sampledesigns and ReferenceMethodology scripts. 2021 Synopsys, Inc.14

Reference Designs Supported by Synopsys EDKs DesignWare ARC 600 Academic Core - 32-bit RISC processor core optimized forembedded applications and DSP tasks ARM Cortex - M0 DesignStart Processor - Entry-level configuration of ARM Cortex-M0microprocessor1 OpenSPARC T1 - 64-bit multicore processor2 LEON3 - 32-bit embedded processor2ORCAChipTop Layout Sample Processor Designs - included in EDK– ORCA for timing analysis– ChipTop for low power design1. Available through ARM DesignStart for Processor IP portal2. Available via GNU General Public LicenseSynopsys Confidential Information 2021 Synopsys, Inc.15

DesignWare ARC 600 Processor Design Synthesis scripts optimized for 32/28nm EDK that can be used to easily redesign theacademic version of the ARC 600 processor Synopsys curriculum for the ARC 600– IC Synthesis Based on DesignWare ARC 600 Core, includes:– Lecture slides– Covers ARC 600 details and EDA tool use– Laboratory works– Step-by-step guide of the ARC 600 design processApply in Members Only for access to the DesignWare ARC 600 Academic rsity/members.htmlSynopsys Confidential Information 2021 Synopsys, Inc.16

ARM Cortex-M0 DesignStart Processor Design Complete Synthesizable Solution– Pre-configured Verilog netlist derived from commercial Cortex-M0 processor– Simple testbench– Example test code Scripts to implement the ARM Cortex-M0 DesignStart design using Synopsys 32/28nm EDKand EDA tools Synopsys curriculum for the ARM Cortex-M0– IC Synthesis Based on ARM Cortex-M0 DesignStart ProcessorDownload from ARM DesignStart for Processor IP art-processor-ipSynopsys Confidential Information 2021 Synopsys, Inc.17

OpenSPARC Processor Design Scripts to enable OpenSPARC design using Synopsys 32/28nm EDK and Design Compiler Implemented low power design techniques Synopsys curriculum for OpenSPARC– Computer Architecture– Includes:– Physical design scripts for IC Compiler– Scripts to enable small block reuse for educational purposes– Various lab projects based on small blocksDownload OpenSPARC:http://www.opensparc.netSynopsys Confidential Information 2021 Synopsys, Inc.18

Synopsys Generic Memory Compiler Configurable software that automatically generatesstatic RAM circuits of different types and sizes with allrequired deliverables Generate custom memory instances for educational ICs Designed for use with Synopsys EDKs and EDA tools Optimized for the Synopsys Digital Design Flow Supports multiple technologies (90nm, 32/28nm, etc.)User interface– Command line– GUISupported memory types– 1 port SRAM– 2 port SRAM– 1 port Low Power SRAM– 2 port Low Power SRAM“Using the Synopsys Generic Memory Compiler in our complex processor for DSP application wasa great time-saving tool. It helped the students generate the SRAM they wanted in a snap,saving them critical time to concentrate on the rest of the complex design.”Dr. Maged Ghoneima, American University in CairoSynopsys Confidential Information 2021 Synopsys, Inc.19

Get started w/ Teaching ResourcesLink: Synopsys Confidential Information 2021 Synopsys, Inc.20

01 Go to Electronic University Program websiteSelect the Teaching Resources that you need, then click on “ Members Only website”.Link: www.synopsys.com/community/university-program.html Requires a SolvNetPlus accountto sign in. Please contact SynopsysUniversity Program – Taiwan(chunhsu@synopsys.com) formembership enquiry.Synopsys Confidential Information 2021 Synopsys, Inc.21

02 Log-in with Synopsys SolvNetPlus university/members.htmlSynopsys Confidential Information 2021 Synopsys, Inc.22

03 Insert course name in the search engineSearch by “Course Type”Course Type:1. Full Semester2. Short Lectures / Labs3. Workshops / LecturersSynopsys Confidential Information 2021 Synopsys, Inc.23

03 Insert course name in the search engine (cont.)Search by “Course Category”Course Category:Example : Full Semester1.2.3.4.Synopsys Confidential InformationAnalog / RF DesignDigital System Architecture and DesignIC / Semiconductor FabricationOther 2021 Synopsys, Inc.24

03 Insert course name in the search engine (cont.)Search by “Curriculum Type”Example : Full SemesterCurriculum Type:1. EDA2. VLSISynopsys Confidential Information 2021 Synopsys, Inc.25

04 Access to the coursewareStart to download course syllabus, lecturer slides, labs or examsExample : Full SemesterCourse Contents:1.2.3.4.5.Synopsys Confidential InformationSyllabusLecturesLabsProjectHomework & Exams 2021 Synopsys, Inc.26

Contents Membership Benefit Teaching Resources (courseware, generic libraries, PDKs) Knowledge Base (SolvNetPlus)Synopsys Confidential Information 2021 Synopsys, Inc.27

Knowledge Base Access Base知識庫Access to SolvNetPlus for Synopsys knowledgebase: Documentation – contains product release note,installation guide, user guide & reference manual Training – contains on-line videos for shorttrainings, CES training courses, and product updatetrainings Search – provides an advanced search engine toretrieve information from various sources, such asdocumentation, articles, training, and so on.Synopsys Confidential Information 2021 Synopsys, Inc.28

Knowledge BaseSolvNetPlus (Documentation, Training & Search)Synopsys Confidential Information 2021 Synopsys, Inc.29

Get Oriented with SolvNetPlusUniversity users can access to Documentation, Training & Search ; but CANNOT useDownload, EFT, Cases & STARs. Synopsys Confidential Information 2021 Synopsys, Inc.30

Get started w/ ys Confidential Information 2021 Synopsys, Inc.31

01 Log-in with Synopsys SolvNetPlus credentialhttps://solvnet.synopsys.com/Synopsys Confidential Information 2021 Synopsys, Inc.32

02 Read “ GETTING STARTED” before useSynopsys Confidential Information 2021 Synopsys, Inc.33

02 Click on “Documentation”1Synopsys Confidential Information 2021 Synopsys, Inc.34

03 Search by product name to get tool documentsYou can download release notes, installation guides & user guides and referencemanuals from this sectionExample : LakerSynopsys Confidential Information 2021 Synopsys, Inc.35

04 Click on “Training”2Synopsys Confidential Information 2021 Synopsys, Inc.36

05 Select the training options that you need Short Training Courses – 30- to 60-minute videos Covering various topics such as Jumpstart training, debugtips and tricks, and how best to handle early design wheninputs and constraints are incomplete.CES eLearning Courses –(*The courses are free to university users but require separateapproval process. Please email chunhsu@synopsys.com if youplan to register CES courses) Courses span 1 to 3 days Contains full online CES eLearning courses covering ASICVerification, Synthesis, Place & Route, and Signoff.CES Lab Downloads – Lab files from all CES training courses.Product Update Training – Incremental training on new technologies and features.Other ResourcesSynopsys Confidential Information 2021 Synopsys, Inc.37

06 Click on “Short Training Courses”Synopsys Confidential Information 2021 Synopsys, Inc.38

07 Click on “CES eLearning Courses”*Please note that CES courses are free to university users, but toaccess the course, you need to submit a separate approval toSynopsys University Program. Please email chunhsu@synopsys.comif you plan to register.Synopsys Confidential Information 2021 Synopsys, Inc.39

08 Click on “CES Labs Downloads”Synopsys Confidential Information 2021 Synopsys, Inc.40

10 Click on “Product Update Training”Synopsys Confidential Information 2021 Synopsys, Inc.41

11 Look for information in the “Search” barYou can use search to retrieve information from various sources3Synopsys Confidential Information 2021 Synopsys, Inc.42

12 Choose needed info from the displayed search resultsThe information will be displayed from various sources, such as documentation, articles,training, YouTube, and so on (but NOT in cases & STARs)Example : insert “report timing”Synopsys Confidential Information 2021 Synopsys, Inc.43

Thank YouSynopsys University Program(chunhsu@synopsys.com)

- ASIC Design Flow Tutorial Based on Synopsys 90nm Library - Chip Design - Computer Arithmetic Applied to High-Performance Cryptography - Design for Testability - IC Simulation Theory - Introduction to RF Communication - Introduction to Verilog HDL - Low Power Design w/Synopsys 32/28nm G

Related Documents:

the design flow for creating Actel designs using Synopsys and Designer Series software. Chapter 3 - Actel-Synopsys Coding Considerations describes Actel-Synopsys specific HDL coding techniques. Chapter 4 - Synthesis Constraints contains descriptions, examples, and procedures for us

Sep 12, 2010 · dc-user-guide-tcl.pdf - Using Tcl With Synopsys Tools dc-user-guide-tco.pdf - Synopsys Timing Constraints and Optimization User Guide dc-reference-manual-opt.pdf - Design Compiler Optimization Reference Manual . dc dv-tutorial.pdf - Design Compiler Tutorial Using Design Vision designware-intro.pdf

the design flow for creating Actel designs using Synopsys and Designer Series software. Chapter 3 - Actel-Synopsys Coding Considerations describes Actel-Synopsys specific HDL coding techniques. Chapter 4 - Synthesis Constraints contains descriptions, examples, and procedures for us

this section shows how to debug using the Synopsys provided Eclipse CDT Debugger or the command-line GDB Debugger along with OpenOCD and Opella-LD on the Synopsys EMSK board. Note: the Synopsys MetaWare Development Toolkit (MWDT) including the ARC MDB or MIDE debuggers are not supported by Opella-LD please use Opella-XD.

work/products (Beading, Candles, Carving, Food Products, Soap, Weaving, etc.) ⃝I understand that if my work contains Indigenous visual representation that it is a reflection of the Indigenous culture of my native region. ⃝To the best of my knowledge, my work/products fall within Craft Council standards and expectations with respect to

Synopsys* Design Constraints file ( project_directory / revision_name .sdc)—the Timing Analyzer uses industry-standard Synopsys Design Constraint format and stores those constraints in .sdc. files. By combining the syntax of the

UVM is the clear leader in FPGA testbenchmethodologies Source: Wilson Research Group and Mentor Graphics, 2016 Functional Verification Study 19 H Foster, WRG Functional Verification Study, July 2016 * Multiple answers possible 0% 10% 20% 30% 40% 50% 60% Accellera UVM OVM Mentor AVM Synopsys VMM Synopsys RVM Cadence eRM Cadence URM None/Other s

2019) such as the Yomiyasusa Level (YL) created by Furukawa in 2003 and the international 20-level Extensive Reading Foundation (ERF) graded reader scale that has been developed by Waring since 2016 (Brierley et al., 2019). However, the first comprehensive scale for measuring reading level was the EPER scale developed by Hill in the 1970s together with a directory of graded readers and ratings .