Microelectronic Circuits 8th Edition - Oxford University Press

1y ago
2.0K Views
1.20 MB
7 Pages
Last View : 1d ago
Transcription

Microelectronic Circuits8th EditionA. Sedra, K.C. SmithT. Chan Carusone, V. GaudetSpice Problems SolutionsChapter 12Prepared by: Nijwm Wary2019 Oxford University Press, 2020

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsProblem: 12.121. The schematic for this problem is shown below.2. Run the netlist and perform a transient analysis. Plot V(VIN) and V(VO) as shown below.3. The output V(VO) swings from 4.42 V to -4.41 V.1 Oxford University Press, 2020Chapter 12

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions4. The cross over interval is 2 2.9 µs 5.8 µs. So, it is 5.8 %.5. Run the parametric analysis and sweep RL from 500Ω to 700Ω in steps of 50 Ω or smaller. PlotV(VO) as shown below.6. The output voltage is half of the input voltage when RL 650 Ω.Netlist:Copy the netlist given below and paste it into a text file and save it with *.cir extension.********Problem: P12 12 ********************** Main circuit begins here**************V DDVDD 0 5VdcV1VIN 0 SIN 0 5 10k 0 0 0R10 VO {RL}V SS0 VSS 5VdcM2VSS VIN VO VO PMOS0P5 L 0.5u W 10u M 1M1VDD VIN VO VO NMOS0P5 L 0.5u W 5u M 1.PARAM rl 1MEG******* Main circuit ends here***************2 Oxford University Press, 2020Chapter 12

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions***************** NMOS and PMOS models begins here ******************************.model NMOS0P5NMOS(Level 1 VTO 0.5 GAMMA 0.5 PHI 0.8 LD 0 WD 0 UO 550 LAMBDA 0 TOX 9.5E-9 PB 0.9 CJ 0.57E-3 CJSW 120E-12 MJ 0.5 MJSW 0.4 CGDO 0.4E-9 JS 10E-9 CGBO 0.38E-9 CGSO 0.4E-9).model PMOS0P5PMOS(Level 1 VTO -0.5 GAMMA 0.45 PHI 0.8 LD 0 WD 0 UO 275 LAMBDA 0 TOX 9.5E-9 PB 0.9 CJ 0.93E-3 CJSW 170E-12 MJ 0.5 MJSW 0.35 CGDO 0.35E-9 JS 5E-9 CGBO 0.38E-9 CGSO 0.35E-9)***************** NMOS and PMOS model ends here ************************************** Analysis begins here***************.TRAN10uS 0.15mS*.STEPLINPARAMRL.PROBE.END******** Analysis ends here****************350070050 Oxford University Press, 2020Chapter 12

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsProblem: 12.397. The schematic for this problem is shown below8. Run the netlist and perform an operating point analysis. The node voltages are9. The dc currents of the transistors are10. Run the netlist and perform a transient analysis. Plot the voltages at the input V(N1) and outputnode V(VC) and find the gain.4 Oxford University Press, 2020Chapter 12

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions11. The gain from this simulation is 1335 V/V.12. Perform an AC simulation and calculate the input impedance by plotting the expressionV(N1)/I(V1).13. The input impedance is 74 Ω.5 Oxford University Press, 2020Chapter 12

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsNetlist:Copy the netlist given below and paste it into a text file and save it with *.cir extension.********Problem: P12 39 ********************** Main circuit begins here**************R1N2 VDD 500k TC 0,0R2VC N2 100k TC 0,0I1VC VSS DC 1mAdcC1N1 N2 1 TC 0,0V1N1 0 AC 10m SIN 0 1m 1k 0 0 0V2VDD 0 10VdcV30 VSS 10VdcQ1N3 N2 0 QPNPQ20 N3 VC QNPN******* Main circuit ends here******************************** Q2N3906 model begins here ******************************.model QPNPPNP(Is 1.41f Xti 3 Eg 1.11 Vaf 100 Bf 10 Ne 1.5 Ise 0 Ikf 80m Xtb 1.5 Br 4.977 Nc 2 Isc 0 Ikr 0 Rc 2.5 Cjc 9.728p Mjc .5776 Vjc .7 Fc .5 Cje 8.063p Mje .3677 Vje .7 Tr 33.42n Tf 179.3p Itf .4 Vtf 4 Xtf 6 Rb 10)***************** Q2N3906 model ends here *********************************************** Q2N3904 model begins here ******************************.model QNPNNPN(Is 6.734f Xti 3 Eg 1.11 Vaf 100 Bf 100 Ne 1.259 Ise 6.734f Ikf 66.78m Xtb 1.5 Br .7371 Nc 2 Isc 0 Ikr 0 Rc 1 Cjc 3.638p Mjc .3085 Vjc .7 Fc .5 Cje 4.493p Mje .2593 Vje .7 Tr 239.5n Tf 301.2p Itf .4 Vtf 4 Xtf 2 Rb 10)***************** Q2N3904 model ends here ************************************** Analysis begins here***************.OP*.TRAN 10uS 2mS*.AC DEC20 1 10K.PROBE.END******** Analysis ends here****************6 Oxford University Press, 2020Chapter 12

Microelectronic Circuits . 8. th. Edition . A. Sedra, K.C. Smith. T. Chan Carusone, V. Gaudet. Spice Problems Solutions . Chapter 12 . Prepared by: Nijwm Wary

Related Documents:

Microelectronic Circuits Adel S. Sedra University of Waterloo Kenneth C. Smith University of Toronto New York Oxford OXFORD UNIVERSITY PRESS 2011 . CONTENTS Preface xix ВДЗД DEVICES AND BASIC CIRCUITS 1 Electronics and Semiconductors 2 Introduction 3 1.1 Signals 4 1.2 Frequency Spectrum of Signals 7

Microelectronic Devices and Circuits Charles G. Sodini Peter Hagelstein, Judy Hoyt Shawn Kuo, Min Park, Colin Weltin-Wu. Lecture 1 - 6.012 overview February 1, 2005 . - Digital circuits (mainly CMOS) - Analog circuits (BJT and MOS) The interaction of devices and circuits. Title: Microsoft PowerPoint - SP05.Lecture1.ppt

The Oxford HandbookofLinguistic Minimalism Edited by Cedric Boeckx The Oxford Handbook ofLinguistic Typology . THE OXFORD HANDBOOK OF LINGUISTIC FIELDWORK Edited by NICHOLAS THIEBERGER OXFORD UNIVERSITY PRESS. OXFORD UNIVERSITY PRESS Great Clarendon Street, Oxford OX2 6DP Oxford University Press is a department ofthe University ofOxford.

Microelectronic Circuits . 8. th. Edition . A. Sedra, K.C. Smith. T. Chan Carusone, V. Gaudet. Spice Problems Solutions . Chapter 8 . Prepared by: Nijwm Wary

Schwarz and Oldham, Electrical Engineering: An Introduction, 2nd edition Sedra and Smith, Microelectronic Circuits, 7th edition Stefani, Shahian, Savant, and Hostetter, Design of Feedback Control Systems, 4th edition Tsividis/McAndrew, Operation and Modeling of the MOS Transistor, 3rd edition Van Valkenburg, Analog Filter Design

Microelectronic Circuits, International Sixth Edition, by Adel S. Sedra and Kenneth C. Smith. We are grateful to Mandana Amiri, Shahriar Mirabbasi, Roberto Rosales, Alok Berry, Norman Cox, John Wilson, . Oxford University Press, 198 Madison Avenue, New York, New York, USA 10016 or e-mail to

Contemporary Electric Circuits, 2nd ed., Prentice-Hall, 2008 Class Notes Ch. 9 Page 1 Strangeway, Petersen, Gassert, and Lokken CHAPTER 9 Series–Parallel Analysis of AC Circuits Chapter Outline 9.1 AC Series Circuits 9.2 AC Parallel Circuits 9.3 AC Series–Parallel Circuits 9.4 Analysis of Multiple-Source AC Circuits Using Superposition 9.1 AC SERIES CIRCUITS

ASTM E 989: 1989Classification for determination of impact VM1 2.0.1 insulation class (IIC) International Standards Organisation ISO 140/VII: 1978 Field measurements of impact sound VM1 2.0.1 insulation of floors Amend 2 Dec 1995 Amend 2 Dec 1995 Amend 2 Dec 1995. 9 AIRBORNE AND IMPACT SOUND DEPARTMENT OF BUILDING AND HOUSING July 1992 Definitions G6/VM1 & AS1 Adequate Adequateto achieve the .