Fpga-based Simulation And Implementation Of Induction Motor Torque .

10m ago
721.03 KB
56 Pages
Last View : 2m ago
Last Download : 4m ago
Upload by : Cade Thielen

FPGA-BASED SIMULATION AND IMPLEMENTATION OF INDUCTION MOTORTORQUE CONTROL SYSTEMS BASED ON DIRECT TORQUE CONTROL (DTC)A ThesisSubmitted to the Graduate Facultyof theNorth Dakota State Universityof Agriculture and Applied ScienceByMohammad Abdollahzadeh ZareIn Partial Fulfillmentfor the Degree ofMASTER OF SCIENCEMajor Department:Electrical and Computer EngineeringJune 2014Fargo, North Dakota

North Dakota State UniversityGraduate SchoolTitleFPGA-BASED SIMULATION AND IMPLEMENTATION OF INDUCTIONMOTOR TORQUE CONTROL SYSTEMS BASED ON DIRECT TORQUECONTROL (DTC)ByMohammad Abdollahzadeh ZareThe Supervisory Committee certifies that this disquisition complies with North Dakota StateUniversity’s regulations and meets the accepted standards for the degree ofMASTER OF SCIENCESUPERVISORY COMMITTEE:Rajesh KavasseriChairNa GongSumathy KrishnanApproved:07/10/2014Smith ScottDateDepartment Chair

ABSTRACTElectric drives for induction machines are of great importance because of the popularityof this machine type. To design, simulate and implement such drives, fast, reliable digital signalprocessors are needed. Recently Field Programmable Gate Array (FPGA) has been used inelectric drive applications. This is mostly because of higher flexibility of hardware solutionscompared to software solutions.In this thesis, FPGA-based simulation and implementation of direct torque control (DTC)of induction motors are studied. DTC is simulated on an FPGA as well as a personal computer.Results prove the FPGA-based simulation to be 12 times faster. Also an experimental setup ofDTC is implemented using both FPGA and dSPACE. The FPGA-based design provides apotential sampling frequency of 800 kHz. This is a breakthrough knowing that a low ripple DTCis highly dependent on high sampling frequencies. Finally, a configurable torque/speed controlsystem is designed and implemented on dSPACE.iii

ACKNOWLEDGMENTSI acknowledge great support and help from Dr. Rajesh Kavasseri as my adviser and theECE department graduate coordinator. I express my gratitude to my committee members Dr. NaGong from the ECE department and Dr. Sumathy Krishnan from the ME department.I would like to thank the ECE department technician Jeff Erickson for his help with thehardware through my work.iv

TABLE OF CONTENTSABSTRACT. .iiiACKNOWLEDGMENTS. ivLIST OF TABLES . .viiLIST OF FIGURES . viiiCHAPTER 1. INTRODUCTION. .1CHAPTER 2. FPGA-BASED SIMULATION OF DTC . 62.1. Overview . .62.2. FPGA-based simulation . .62.3. Direct torque control . .72.4. DTC blocks and equations . .92.5. FPGA-based design . .132.6. Comparison of simulation results of DTC on FPGA and PC (MATLAB) . .152.7. Summary and conclusion . .17CHAPTER 3. IMPLEMENTATION OF DSPACE AND FPGA-BASED DTC .183.1. Overview . 183.2. Specifications of the hardware units .183.3. DSPACE-based DTC implementation .193.4. FPGA-based DTC implementation .303.5. Summary and conclusion 34CHAPTER 4. DOUBLE-FEATURED CONTROL SHEME FOR TORQUE/SPEEDCONTROL 354.1. Overview .354.2. V/f constant control method .35v

4.3. Torque/speed control system .394.4. Summary and conclusion 40CONCLUSION .41FUTURE WORK .42REFERENCES .43APPENDIX .46vi

LIST OF TABLESPageTable2.1. Switching table for DTC .72.2. Induction motor parameters used in the simulations .152.3. Hardware resources used for DTC implementation on Xilinx Virtex-5 .153.1. Induction motor parameters 193.2. Hardware resources used for DTC implementation on Xilinx Virtex-5 .334.1. Induction motor parameters used in V/f constant control .39vii

LIST OF FIGURESPageFigure1.1. A typical FOC scheme .21.2. Block diagram of DTC scheme .21.3. DSP and FPGA domain of use [10] .32.1. Stator flux sextants and needed voltage vectors .82.2. Inverter switching signals applying the needed voltage to the induction motor .82.3. DTC torque and flux hysteresis comparators .132.4. Induction motor model in terms of the governing differential equations .142.5. Number of clock cycles for one-time DTC loop simulation .142.6. DTC torque command and responses (a) step command (b) MATLAB-based torqueresponse (c) FPGA-based torque response . 162.7. DTC stator flux command and responses (a) step command (b) MATLAB-based fluxresponse (c) FPGA-based flux response . 162.8. Stator flux path graph simulation result (a) MATLAB (b) FPGA .173.1. Block diagram of hardware implementation of dSPACE-based DTC .203.2. Phase current measuremet and transformation in SIMULINK .213.3. Inverter DC link voltage measurement in SIMULINK . 22viii

3.4. Schematic of the voltage division for inverter DC link voltage measurement .223.5. Torque and stator flux estimation in SIMULINK .233.6. Torque and flux reference values compared with the estimated values to find appropriateswitching signals in SIMULINK . .243.7. Control block content in SIMULINK .243.8. The inverter gate signals applied to the DACs in SIMULINK .253.9. Estimating induced emfs in SIMULINK .263.10. Digital integrator with online DC offset removal in SIMULINK 263.11. Experimental setup for dSPACE-based DTC .273.12. Electromagnetic torque (Te) .273.13. Stator flux ϕs . 283.14. Stator flux dq components (ϕsd and ϕsq) 283.15. Induction motor phase currents (ia and ib) 283.16. Inverter DC link voltage (E) .283.17. Stator flux phasor section number (N) .293.18. An inverter switch gate pulse (phase a, high side switch: Vga) .293.19. Torque step command (0.5Nm to -0.5Nm) .293.20. Torque response to the torque step command (0.5Nm to -0.5Nm) .30ix

3.21. Stator flux dq components response to the torque command (0.5Nm to -0.5Nm) .303.22. Stator flux phasor section response to the torque command (0.5Nm to -0.5Nm) 303.23. Block diagram of hardware implementation of dSPACE-based DTC .313.24. Op-amp amplifier and voltage shifter to accommodate current sensor output for theADC.313.25. FPGA switching signal output voltage inverting circuit to be applied to the inverter .323.26. Number of clock cycles required by the building blocks of the DTC estimator .333.27. Experimental setup for FPGA-based DTC .344.1. SIMULINK model of PWM signal generation (duty cycle generation) for variablefrequency for V/f constant method with frequency reference input . .374.2. SIMULINK model of PWM signal generation for variable frequency for V/f constantmethod with speed reference input . 374.3. Reference speed to reference frequency conversion SIMULINK model .384.4. Speed measurement SIMULINK model .394.5. DTC-V/f constant configurable SIMULINK model .40x

CHAPTER 1. INTRODUCTIONElectromechanical energy conversion is popular mostly because of its much higherefficiency compared to heat engines (internal/external combustion engines) and its clean, quietoperation. To handle energy conversion by electric motors, reliable electric drives withsatisfactory performance should be designed. In fact, electric drives are extensively used in adiverse set of engineering systems and applications. From simple rotary or linear movements tocomplicated ones, electric motors can be handled by various electric drive systems. Usingelectric drives, position, speed and torque can be controlled. Depending on the application,different DC or AC machines are used. Among various electric motors, induction motors areconsidered the most widespread in industrial environments. This is mostly because of lowmaintenance cost, high reliability and relatively lower manufacturing cost of this motorespecially for the squirrel cage type.To control speed of induction motors, scalar open-loop voltage and frequency-basedmethods are used. At the same time, high quality torque control is needed for many applications.When it comes to torque control, closed loop vector control should be used for satisfactoryperformance. In vector control, apart from controlling the magnitude of variables including fluxand current, the phase should be controlled as well [1]. This is why they are named as vectorcontrol methods. Closed loop vector control has two general types: direct and indirect. In directschemes, the feedback parameters can only be the motor current or voltage variables. On theother hand, if any position or speed information coming from the machine is used in the motorparameter estimation, the scheme is known as an indirect one. Two common methods of torquecontrol of AC machines are Field Oriented Control (FOC) and Direct Torque Control (DTC).FOC is a general term to describe vector control, but in some literature, it is interchangeably usedto describe indirect vector control methods. DTC as a direct vector control scheme has become1

an industry standard because of its simplicity and good dynamic response [2], [3]. FOC normallyhas a lower torque ripple but the transient torque response is not as good as DTC. In addition,FOC is more complex. The block diagram of a typical FOC scheme is shown in Figure 1.1.Figure 1.1. A typical FOC scheme.DTC is the topic of interest in this thesis. DTC block diagram is shown in Figure 1.2.Figure 1.2. Block diagram of DTC scheme.The operation principles of DTC will be explained in Chapter 2 in more details.Conventional DTC scheme is implemented as torque controlled and speed controlled. In thelatter case, the torque command is calculated through a PID controller with the motor speed erroras its input.2

Many researchers have been working on DTC scheme to improve it. By proposing SVMDTC constant switching frequency was achieved [4]. Extensive research has been done toaddress the relatively high torque ripple in conventional DTC compared to other field orientedcontrol strategies that are normally more complex [5]-[8]. Because of the fact that conventionalDTC [2] uses hysteresis torque and stator flux comparators, sampling frequency plays a veryimportant role. In order to decrease the torque ripple, the width of hysteresis windows should beconsidered small. But this does not guarantee the torque ripple to be as small as the windowwidth if the sampling frequency is not high enough. By improving flux and torque estimators,researchers have reached sampling frequencies as high as 200 kHz [9].Different digital devices have been used in electric drive applications. For simple motorcontrol schemes a microcontroller may suffice. But for high performance drives with morecomplexity, digital signal processors (DSP) are extensively used. DSP is a good choice for motorcontrol applications because of its strength in handling complex calculations. In addition, fieldprogrammable gate arrays (FPGA) have been used to implement high performance drives [9].Figure 1.3 shows both DSP and FPGA domain of use based on algorithm complexity and timingconstraints [10].Figure 1.3. DSP and FPGA domain of use [10].3

FPGA provides hardware-based signal processing with high levels of parallelism. Thisresults in fast computational speed that is invaluable in control schemes based on hysteresiscomparators like DTC where a higher sampling frequency can reduce the torque ripple. BasicallyDSP uses arithmetic logic unit (ALU) and peripherals to handle needed operations whereasFPGA provides a very flexible hardware solution for calculational purposes. This helps us toimplement a full hardware/software system from the scratch for motor control applications.Another merit of FPGA-based control is its technology independence meaning that the samealgorithm can be synthesized into any FPGA device [11]. Intellectual Property (IP) coredevelopment is considered to be another interesting aspect of FPGA-based motor control. Thesoft cores developed in a hardware description language (HDL) can be used to handle specificmotor control schemes. This tool is very helpful for engineer customers using motor driveswithout being motor control experts. In hardware-in-the-loop (HIL) applications, FPGAs arequite popular because of their good latency that is essential to keep up with the fast dynamics ofpower conversion systems. A very good review on FPGA methodology in industrial controlsystems has been done in [10]. Although the mentioned FPGA advantages give us moreflexibility, it can make the design and implementation process longer and more costly. Alsomaintenance for such implementations will be expensive. This is why most motor controlengineers are still willing to work with DSPs.Specific contributions of this thesis work are: Achieving much faster simulation time (12 times faster) of an induction motor drive system(DTC) using FPGA, compared to PC-based MATLAB simulation.4

Experimental implementation of FPGA-based DTC with digital processor samplingfrequency as high as 800 kHz. This is significant because DTC torque ripple reduction ishighly dependent on the scheme sampling frequency. Design and experimental implementation of a configurable torque/speed control systembased on DTC and V/f constant control for an induction machine on dSPACE RTI 1104.In Chapter 2, DTC operation is explained and DTC scheme is simulated on FPGA thatleads to a 12 times shorter simulation time compared to PC-based MATLAB simulation of thesame system. Chapter 3 presents the implementation of DTC using both dSPACE RTI 1104 andXilinx Virtex-5 FPGA board with the FPGA-based setup providing sampling frequencies as highas 800 kHz compared to 20 kHz sampling frequency of dSPACE. In chapter 4, a configurableDTC-V/f constant induction motor setup is proposed and implemented using dSPACE with thecapability of both speed and torque control on the same platform. At the end conclusion, futurework and an appendix providing online access to the Verilog HDL codes used in Chapter 2 and 3are presented.5

CHAPTER 2. FPGA-BASED SIMULATION OF DTC [12]2.1. OverviewIn this chapter, direct torque control of an induction machine is simulated on a XilinxVirtex-5 FPGA. The same system is simulated on a personal computer (PC) in MATLAB andthe results are compared. FPGA-based simulation of DTC turned out to be 12 times faster thanPC-based MATLAB simulation. This work was published as [12].In section 2.2 significance of FPGA-based simulation is explained. Section 2.3 explainsDTC operation. Details on DTC equations are presented in section 2.4. In section 2.5 FPGAbased design considerations are discussed. Simulation results of both FPGA and PC arepresented in section 2.6. Section 2.7 concludes this chapter.2.2. FPGA-based simulationIn computer simulation of complex systems, the simulation time can become very longdepending on the calculations that should be handled by the machine processor. Electric powersystems are good examples of such systems. Specifically when dealing with differential equationsets solved by numerical methods, long simulation time can be expected. This makes simulationsinefficient, time consuming and tedious. Also considering real-time and hardware-in-the-loop(HIL) simulations, simulation time is considered a main concern. In HIL simulation, fastdynamics of specific hardware is characterized by a digital processing unit including personalcomputers. As a good example, HIL simulations of power electronic converters need fast digitalsignal processors because of the extremely fast transients of such converters. [13]–[16] are goodexamples of real-time simulation and modeling of electric power components.6

Understanding the need for faster simulations, FPGAs can be used to speed up theprocess. FPGA as a fully configurable device can provide the basic logic operators (AND, OR,NOT etc.) needed to handle numerous calculations. Because of the fact that in hardware-basedcalculation having many parallel computation paths is possible, we can have much shortercalculation times. This high level of parallelism is in contrast with microcontrollers, DSPs andcomputer CPUs that can handle one operation at a time in their ALU (Arithmetic and LogicUnit).2.3. Direct torque controlThe block diagram of Direct Torque Control (DTC) scheme is already shown in Figure1.2. As shown in the figure, stator flux and torque reference values (φs* and Te* respectively) areapplied to the system. The reference values are compared with the estimated feedback valuesthrough two and three-level hysteresis comparators named stator flux and torque controllers.Based on the outputs of the comparators (λ and τ) and also the sector selector block, theswitching table shown in Table 2.1 outputs the appropriate inverter switching signals. Sectorselector block determines the location of stator flux vector in the dq plane as shown in Figure2.1. The voltage vectors determine the direction in which the stator flux vector should moveupon applying such vectors to the inverter.Table 2.1. Switching table for DTC.λ, τ, Nτ 1λ 1 τ 0τ -1τ 1λ 0 τ 0τ -1N 1(1,1,0)(1,1,1)(1,0,1)(0,1,0)(0,0,0)(0,0,1)(Sa, Sb, Sc)N 2 N 3(0,1,0) (0,1,1)(0,0,0) (1,1,1)(1,0,0) (1,1,0)(0,1,1) (0,0,1)(1,1,1) (0,0,0)(1,0,1) (1,0,0)7N 4(0,0,1)(0,0,0)(0,1,0)(1,0,1)(1,1,1)(1,1,0)N 5(1,0,1)(1,1,1)(0,1,1)(1,0,0)(0,0,0)(0,1,0)N 6(1,0,0)(0,0,0)(0,0,1)(1,1,0)(1,1,1)(0,1,1)

Figure 2.1. Stator flux sextants and needed voltage vectors.All the vectors in Table 2.1 except (0,0,0) and (1,1,1) are called active or non-zerovectors. Applying these signals to the inverter causes a torque value increase. Whereas the twovectors (0,0,0) and (1,1,1) called zero vectors, cause the torque value to decrease. This way thetorque ripple will be limited to a specific range. Figure 2.2 shows how the three inverter gatesignals Sa, Sb and Sc determine the applied voltage to the three phases of the induction motor.Figure 2.2. Inverter switching signals applying the needed voltage to the induction motor.Detailed explanation of DTC can be found in [1] and [2]. Also [17] is a good review onDTC and some of the improved versions.8

2.4. DTC blocks and equationsDTC block diagram shown in Figure 1.2 is comprised of the following main components:induction machine model, estimation block, switching table, torque and flux comparators, sectorselector, and inverter. What follows is the description of each block.2.4.1. Induction machineAs a simple model of three-phase induction motor in synchronous reference framedifferential equations transformed to dq components can be considered asv R i v R i 0 R i 0 R i ϕϕϕϕ ω ϕ(2.1) ω ϕ(2.2) (ω ω )ϕ(2.3) (ω ω )ϕ(2.4)where ωe is the stator angular electrical frequency; ωr is the rotor angular electrical frequency;vsd and vsq are the stator dq voltage components; Rs and Rr are stator and rotor resistances; isdand isq are the stator dq current components; ϕsd and ϕsq are the stator dq flux components; ϕrd andϕrq are the rotor dq flux components.The rotor and stator flux components areϕϕ L i L i L i L i9(2.5)(2.6)

L iϕ L i L iϕ(2.7) L i(2.8)where Ls and Lr are the stator and rotor inductances, and Lm is the magnetizing inductance.Although the above differential equations ((2.1) to (2.4)) are fairly simple, they includetoo many variables to solve for (current and flux variables). Using equations (2.5) to (2.8), andconsidering stationary reference frame the induction machine can be modeled by the followingequations [18]. γi γiϕϕwhere we use the notations σ 1 σ σϕ σω ϕ σω ϕϕ σ v σ v(2.9)(2.10) i ϕ ω ϕ(2.11) i ϕ ω ϕ(2.12)and γ !σ"";T is the rotor constant; ωm is theangular mechanical speed of the motor. The state variables in these differential equations are thedq axes stator current and rotor flux components (isd, isq, ϕsd and ϕsq). The three-phase voltages ofthe stator, transformed to dq components are obtained from the positive sequence dqtransformation matrix:1 0.5 0.5 v .v ( ( v & '( ) 0 - v / &v%v011110(2.13)

The state space representation of the model is:1( )where Ax(t) Bv(t)i8i7x(t) 7ϕ76ϕ8 γ 0σ7ω7 0 γ σA 70 77ω6 0;v:: , v(t) v :9ω;8σ:7:σ:,B 7 0 ω :70:60 9σ(2.14)(2.15), (2.16)0;::0:09σ(2.17), (2.18)Torque-speed relationship is governed by the following eqation.ω ? (T T )(2.19)where Te and TL stand for electromechanical and load torque respectively; J is the rotationalinertia.To solve the above differential equation set numerically, a discretization method based onforward shift approximation [19] is used due to its low computational complexity and goodstability. The shift approximation can be calculated by considering:p (AB )(2.20)where T is the integration time step and z is discrete mode forward shift operator. Applying(2.20) to (2.14) yields [20]:x(k 1) AA x(k) BA v(k)11(2.21)

wherex(k) Di (k) i (k) ϕ (k)AA (I AT)ϕ (k)E(2.22)(2.23)BA BT(2.24)2.4.2. Estimation blockThe torque and stator flux estimation block estimates the motor electromechanical torqueTe and stator flux linkage ϕs described by the following equations.T ϕϕGϕ i( I(v I(v ϕ i H R i ) dtϕ 'ϕ R i ) dt ϕ(2.25)(2.26)(2.27)(2.28)ϕsd and ϕsq are evaluated using the following equations considering that Ts is thenumerical integration time step.ϕϕ ϕ ϕKLKL T (v T Mv R i ) R i N(2.29)(2.30)2.4.3. Torque and flux comparatorsThe torque and flux hysteresis comparators generate the error between the correspondingestimated values and reference values. The operation of the comparators is illustrated in Figure2.3.12

Figure 2.3. DTC torque and flux hysteresis comparators.2.4.4. Sector selectorThis block determines the section (N 1 to 6) in which the stator flux vector is located.This is determined by evaluating the sign and value of estimated stator flux dq components (ϕsd,ϕsq).2.4.5. Switching tableThis block outputs the appropriate switching signal based on the two comparators outputs(τ, λ) and the sector selector output (N).2.5. FPGA-based designTo implement the induction motor on the FPGA we should design a numerical solversystem for the differential equation set. Such system is shown in Figure 2.4. For each variable, anintegrator with feedback path is considered. When writing the Verilog HDL code, an integratorwith multiplexers and demultiplexers were used to save hardware resources as an optimizationmeasure.Figure 2.5 shows the number of clock cycles needed for every calculational stage of asingle DTC loop. For a single loop, 88 clock cycles are required.13

Figure 2.4. Induction motor model in terms of the governing differential equations.Figure 2.5. Number of clock cycles for one-time DTC loop simulation.Knowing the number of clock cycles for each loop, we can calculate the samplingfrequency which is the same as the inverter switching frequency, provided that the high samplingfrequency is not beyond fast switching capabilities of the inverter.14

2.6. Comparison of simulation results of DTC on FPGA and PC (MATLAB)In this section, the simulation results of FPGA-based and PC-based (MATLAB) setupsare compared. The induction motor parameters used in the simulation are presented in Table 2.2.Table 2.2. Induction motor parameters used in the simulations.0.18 Ω0.50 Ω55.3 mH56.0 mH53.8 mH1.0033 kg.m24RsRrLsLrLmJPAn m-file in MATLAB was written to simulate DTC on a personal computer system. Thetime step was considered to be 1 µs, equal to the one considered for the FPGA-based version.The simulation was run for 1 second of DTC operation. This was done on a desktop computersystem with Windows 7 operating system, Intel Core i5 CPU clocked at 2.5 GHz. The elapsedsimulation time turned out to be 44.4 s. The same DTC simulation on Xilinx Virtex-5 FPGAwith maximum clock frequency of 25 MHz took just 3.52 s. Therefore the FPGA-based solutiondoes the simulation about 12 times faster.The FPGA hardware resources usage is reported in Table 2.3.Table 2.3. Hardware resources used for DTC implementation on Xilinx Virtex-5.Logic UtilizationNumber of SliceRegistersNumber of SliceLUTsMaximum 264232880091%25 MHzFigure 2.6 (a) shows a torque command to the DTC system. The estimated torqueresponses for MATLAB and FPGA are shown in Figure 2.6 (b) and (c) respectively.15

Figure 2.6. DTC torque command and responses (a) step command (b) MATLAB-based torqueresponse (c) FPGA-based torque response.Figure 2.7 (a) shows a stator flux step command to the DTC system. The estimated fluxresponses for MATLAB and FPGA are shown in Figure 2.7 (b) and (c) respectively.Figure 2.7. DTC stator flux command and responses (a) step command (b) MATLAB-based fluxresponse (c) FPGA-based flux response.In both cases of torque and flux response, the FPGA-based and MATALAB PC-basedsolutions coincide.The circular flux path graphs of the dq components of stator flux for both MATLAB andFPGA are shown in Figure 2.8 (a) and (b). This graph showing ϕsq vs. ϕsd is a helpful tool toverify the functionality of the flux controller and the selected inverter voltage vectors. Thegraphs coincide as expected.16

Figure 2.8. Stator flux path graph simulation result (a) MATLAB (b) FPGA.2.7. Summary and conclusionIn this chapter, DTC of an induction machine was simulated on both Xilinx Virtex-5FPGA and a PC with 2.5 GHz, Core i5 processor for 1 second of operation with a time step of1µs. The FPGA-based simulation turned out to be 12 times faster than the PC-based MATLABsolution. Measures were taken to lower the amount of used hardware resources in the FPGAbased Verilog HDL coding including using one single integrator with multiplexer to handle theintegrations needed for induction motor differential equations solving and parameter estimation.Therefore, FPGA-based simulation can be considered a good method for simulation of complexsystems, real-time simulation and HIL simulation when dealing with systems imposingconservative time constraints.17

CHAPTER 3. IMPLEMENTATION OF DSPACE AND FPGA-BASED DTC3.1. OverviewIn this chapter, DTC is implemented on both dSPACE RTI 1104 and FPGA, and theresults are presented. More specifically the estimation block which calculates torque and statorflux values, the two controllers, switching table and sector selection blocks (see Figure 1.2) areimplemented in both SIMULINK models for dSPACE-based setup and in Verilog HDL code forthe FPGA-based setup. The voltage source inverter (VSI) and the induction motor are physicallypresent in the hardware setup accompanied with other devices as explained later. Since FPGA isa faster processor, lower torque ripple is expected. Based on the hardware-based solution, with amaximum clock frequency of 54 MHz, the maximum FPGA sampling frequency turned out to beas high as 800 kHz.In section 3.2, the experimental setup hardware components are explained. DSPACEbased and FPGA-based hardware implementation of DTC are explained in sections 3.3 and 3.4,respectively. In section 3.5, the two methods are compared. Section 3.6 concludes this chapter.3.2. Specifications of the hardware unitsThe hardware components used for the experimental setup are as follows.3.2.1. Induction motorMotorsolver induction motor, 200 W, three-phase 4-pole, coupled with a permanentmagnet DC generator and its resistive load which is a power rheusta. The induction motorparameters are as in Table 3.1.18

Table 3.1. Induction motor parameters.0.170 Ω0.169 Ω6.02 mH6.04 mH5.33 mH0.000225 kg.m20.528 N.m3600 rpm @ .2.2. Three-phase inverterIRAM136-3063B integrated power hybrid IC [23] is used for the three-phase inverter.3.2.3. Hall effect current sensorsTwo current sensors (Pearson Current Monitor, model 2879) for measurement of thephase currents.3.2.4. DC power supplyThe power supply used is a 50V/20A DC supply (MASTECH HY5020EX).3.3. DSPACE-based DTC implementationFigure 3.1 shows the hardware block diagram of dSPACE-based DTC. dSPACE interfaceis connected to the PC and the internal processor is programmed by compiled SIMULINKmodels. The dSPACE RTI 1104 has a maximum sampling frequency of 20 kHz.19

Figure 3.1. Block diagram of hardware implementation of dSPACE-based DTC.In order to estimate the desired parameters, we need to have direct and quadraturecomponents of stator current, stator voltage and stator flux linkages. The needed equations are:iivvϕ i.(3.1) i. 2i/ ( (2S. S/ S0 )P (P(S/( I(vϕ IMvϕ 'ϕT ( S0 ) R i )dtGϕ i R i Ndt ϕ ϕ i H(3.2)(3.3)(3.4)(3.5)(3.6)(3.7)(3.8)where isd and isq are the stator current dq components; vsd and vsq are stator voltage dqcomponents; ϕsd and ϕsq are stator flux dq components; and Te is the electromagnetic torque.3.3.1. SIMULINK models for dSPACE-based parameter estimationThe SIMULINK models used to implement estimation blocks for dSPACE programmingare explained in the following subsections.20


In this thesis, FPGA-based simulation and implementation of direct torque control (DTC) of induction motors are studied. DTC is simulated on an FPGA as well as a personal computer. Results prove the FPGA-based simulation to be 12 times faster. Also an experimental setup of DTC is implemented using both FPGA and dSPACE. The FPGA-based design .

Related Documents:

The LabVIEW implementation of the control system consisted of two main parts; (i) host PC virtual instrument (VI) and (ii) FPGA VI. A host PC VI was deve loped to model the PID control transfer function and inter act with the FPGA based RIO hardware. The FPGA VI was programmed in LabVIEW and synthesized to ru n on the FPGA.

14 2 FPGA Architectures: An Overview Fig. 2.5 Overview of mesh-based FPGA architecture [22] 2.4.1 Island-Style Routing Architecture Figure2.5 shows a traditional island-style FPGA architecture (also termed as mesh-based FPGA architecture). This is the most common

I am FPGA novice and want to try classical FPGA design tutorials. I bought perfect modern FPGA board ZYBO (ZYnq BOard) based on Xilinx Z-7010 from Digilent but latest tools from Xilinx VIVADO 2015.2 more focused on AP SoC programming while I want to just pure FPGA de

5.2 Inspection of Structural Adder Using Schematic and fpga editor 5.2.1 Schematics and FPGA layout Now let’s take a look at how the Verilog you wrote mapped to the primitive components on the FPGA. Three levels

FPGA Resource Small FPGA Large FPGA Logic PLBs per FPGA 256 25,920 LUTs and flip -flops per PLB 1 8 System-on-Chip Test ArchitecturesEE141 Ch. 12 - FPGA Testing - P. 15 15 Routing Wire segments per PLB 45 406 PIPs per PLB 139 3,462 Specialized Cores Bits per memory core 128 36,864 Memory cores per FP

- Removes FPGA hold-time violations - Reduces complexity of clock trees, which speeds up FPGA place and route - Faster P&R times - better quality of results Benefits: - No hold-time violations in user clock domains - Removes any FPGA-specific clock limitations - Improves FPGA timing closure - Accelerates FPGA P&R times

FPGA implementations [12]). In this paper, we present an FPGA-based hardware design of the Hestenes-Jacobi algorithm for SVD with floating-point arithmetic, which attempts to analyze an arbitrary m n matrix. Compared to a previous FPGA-based Hestenes-Jacobi i

6 Introduction to Linguistic Field Methods :, We have also attempted to address the lack of a comprehensive textbook that p.resents the rudiments of field methodology in all of the major areas of linguistic inquiry. Though a number of books and articles dealing with various aspects offield work already exist esee for example Payne 1951, Longacre 1964, Samarin 1967, Brewster 1982, and other .