FPGA Based Design And Implementation Of DUC/DDC Based OFDM .
International Journal of Electrical and Electronic Engineering & Telecommunications Vol. 8, No. 4, July 2019FPGA Based Design and Implementation ofDUC/DDC Based OFDM for Data/ImageTransmissionVasanth Kumar T. R.1 and K. V. Prasad212Research Scholar, Jain University, Bengaluru, Karnataka, IndiaDepartment of Electronics. & Comm. Eng., Bangalore Institute of Technology, Bengaluru, Karnataka, IndiaEmail: vasanthkumar.tr@gmail.com[3]. The multicarrier modulation technique divides thehigh rated data bit streams into different parallel LowData Bit Streams (LDBS) and these data helps in themodulation of many carriers [4]. The multicarriertransmission holds the important properties like delayspread tolerance and spectral efficiency. The OFDM(orthogonal frequency division multiplexing) is a kind ofMM which can be used as an emerging technology forboth wired and wireless communication. The recentresearch trend has addressed that OFDM has gainedpopularity among the broadband community [5]. OFDMis widely considered for many communication protocolsbecause of significant properties of OFDM over theconventional Frequency Division Multiplexing (FDM).During transmission, OFDM transforms a frequencyselective wideband channel to a cluster of nonselectivenarrowband channels by maintaining the orthogonality inthe frequency domain [6]. The OFDM system engageswith two key points Fast Fourier Transform (FFT) andinverse FFT (IFFT). The FFT algorithm is used toevaluate the Discrete Fourier Transform (DFT) thattransforms the data from the time domain to thefrequency domain. The inverse FFT performs the reversetransformation of data, i.e., from the frequency domain tothe time domain [7].The hardware implementation of FFT or IFFTmechanisms is the biggest concern. The Digital SignalProcessing (DSP) and field-programmable gate array(FPGA) chips are considered as the design environmentsfor implementation of different FFT schemes [8]. The fastprocessing nature of Very-Large-Scale Integration (VLSI)technology suggested the use of FPGA which offers thecomplete environment of Programmable System-on-Chip(PSoC) [9]. The FPGA includes thousands of logic gatesand configurable logic blocks that make a meaningfulsolution for prototyping the Application-SpecificIntegrated Circuit (ASIC) with dedicated architectures forspecified DSP applications [10].The OFDM is a modulation scheme which exhibits amulticarrier transmission mechanism. The OFDMperforms the division of spectrum into abundant carriers,and each carrier will be modulated at lower data rates.The OFDM is analogous to FDM, but it is spectrallyefficient by positioning the sub-channels much nearerAbstract—The tremendous growth in the wirelesscommunication system demands a very high-speed datatransmission with better quality of service. The OrthogonalFrequency Division Multiplexing (OFDM) provides highspeed data communications by utilizing the spectrum moresignificantly than other approaches including FrequencyDivision Multiple Access (FDMA). Most of the OFDMtransceiver architectures with different algorithms forwireless communication are conventionally used along withsoftware-based approaches which are not suitable for realtime scenarios in Radio Frequency (RF) systems. There is nocomplete standard benchmark or prototyped hardwarearchitecture for OFDM based RF systems. Very few existingdesigns are available with hardware overhead issues. In thispaper, the proposed OFDM system offers low cost hardwarearchitecture which includes Quadrature AmplitudeModulation (QAM) modulation-demodulation, highlypipelined Inverse Fast Fourier Transform (IFFT)- FastFourier Transform (FFT) modeling along with digitalconversion systems like Direct Up-Conversion (DUC) andDirect-Down-Conversion (DDC), which supports the RFsystems for real-time requirements. The proposed OFDMsystems support both data and image for transmission. Thedesign is synthesized in Xilinx platform and simulated usingModel-sim and prototyped on Artix 7 FPGA board. Theproposed OFDM system is compared with existing similararchitecture on the same FPGA device with hardwareconstraints improvements. Index Terms—DUC, DDC, FFT Model, FPGA, modulation,OFDM, RF systemI. INTRODUCTIONThe enormous growth in the wireless multimediacommunication demands the necessary data transmissionat higher speed [1]. The current telecommunicationindustries are providing different services from voice tomultimedia data transmission, where the communicationspeed ranges from Kbps to Mbps [2]. To fulfill thedemand of high-speed communication many of thetechniques were introduced, among which MulticarrierModulation (MM) is widely used for data transmissionManuscript received November 21, 2018; revised March 13, 2019;accepted March 13, 2019.Corresponding author: Vasanth Kumar T. R. (email:vasanthkumar.tr@gmail.com). 2019 Int. J. Elec. & Elecn. Eng. & Telcomm.doi: 10.18178/ijeetc.8.4.199-204199
International Journal of Electrical and Electronic Engineering & Telecommunications Vol. 8, No. 4, July 2019together. The positioning of sub-channels is done byselecting the frequencies which are orthogonal and byletting each spectrum sub-channel to overlay anotherwithout interfering with it. The OFDM performs thesplitting of the bandwidth as narrowband channels withits sub-carrier which are made orthogonal to each other.This helps to overcome overhead carrier spacing issues ofFrequency Division Multiple Access (FDMA). TheOFDM is a multi-carrier transmission mechanism thatdivides various spectrums into a various number of thecarrier, and each of these carriers will be modulated withthe low rate data stream. The OFDM exhibits the sameproperties like FDMA where the access to multiple userscan be attained by subdividing the available bandwidth tomultiple channels which are then allocated to desiredusers. The OFDM uses the spectrum efficiently byspacing channels more closely together. This can beattained by keeping all the carriers orthogonal to eachother, preventing interference among the closely spacedcarriers [11]-[14].area and time. The existing conventional techniquesinvolve pipelining, re-timing, parallel processing, etc.,while non-conventional techniques involve evolutionaryand genetic algorithms Cartesian genetic programmingand genetic programming. This paper introduces anFPGA based optimized OFDM transceiver design. Theperformance of the proposed system is compared with theexisting system to declare the effectiveness of theproposed system.The paper is organized with following sections like areview of most relevant existing research survey inSection II and problem statement in Section III. SectionIV discusses the design and implementation of theproposed system. The next Section V presents theobtained results analysis. Finally, Section VI concludespaper contribution with the conclusion.II. RELATED WORKThis section discusses the recent tries in the design andimplementation of the OFDM transmission system byusing the FPGA concept. The work of Ganesh et al. [18]introduced the concept of designing of OFDMtransmission and implementation of FPGA usingSimulink on FPGA. This system has got an efficient andsimple hardware interface. The outcomes were verifiedusing Spartan3E FPGA and found effective for thetransmitter and receiver design. The work of Mohamed etal. [19] discussed the design and the implementations ofOFDMA were illustrated by using MATLAB. The designconsidered various parameters for system performance.Author implemented the OFDM transceiver over FPGASpartan 3A kit and found effective results. Similar workwas performed by Mev et al. [20] for OFDM transmitterand receiver design using FPGA. Author has used Alteramodelsim for simulation and implemented Verilog withradix2 point decimation under frequency FFT and IFFT.The extensive research toward the implementation ofIFFT for transmitter and receiver design of OFDM inBhavani et al. [21]. The author used 8-point IFFT withradix-2 and implemented FPGA based HDL. Thesimulation and synthesis were performed using XilinxISE tools. The implementation of the FFT algorithm forOFDM transceiver was presented in Kaur et al. [22]. Thesystem design was optimized one for the area and speedwas concerned. The outcomes suggest that the systemachieves higher speed and low area. The work introducedby Sawant et al. [23] discussed the study on thetransmitter and receiver of OFDM. The design wasimplemented over Spartan 3A kit and used VHDLlanguage system. The outcomes gave the optimized andefficient results. The work introduced by Pechetty et al.[24] presented a reconfigurable platform for OFDMtransmitter and receiver. This has given the transceiverimplementation and validation of OFDM transceiver overFPGA which is purely digital and found low cost andsimple in programming. The work introduced byGautham et al. [25] worked on DUC/DDC/DWT basedOFDM and implemented through FPGA Verilog codeand Hardware utilization. Based on the analysis of currentresearch trend following problem is found.TRANSMITTERData in Series toparallelIDFT(CyclicPrefixes)DFTSeries toParallelSeries toParallelGuessSequence ofreceived signalParallel toSeriesDigital toanalog SignalRemoveCyclicPrefixesAnalog toDigitalSignalParallel toSeriesData outRECEIVERFig. 1. Transmitter and receiver of OFDM.Fig. 1 indicates the model of the OFDM transmitterand receiver. The transmitter changes from serial toparallel and then applies the Inverse Discrete FOURIERTransform (IDFT) adds a cyclic prefix and then convert itback to parallel to serial. Later on, the signal is convertedto analog from digital [15].The receiver does the reverse operation of thetransmitter, in which it converts the analog signal intodigital (represented in Fig. 4). Later it performs theelimination of cyclic prefixes and conversion of receivedsignals as a parallel from serial. Then it applies the DFTand guesses the sequence of the received signal. Finallyperforms the conversion of the signal as serial one.Significance: The OFDM has much significance [16],[17] than other modulation mechanisms and are discussedbelow: The bandwidth efficiency is the main aspect of highspeed communication. In wireless communication, thebandwidth can be shared by all the devices expectedto share the full range of carrier channels. Due to theorthogonality nature of OFDM, it reduces the 50% ofthe total bandwidth. The inter symbol interference causes a problem inhigh data rate transmission. The OFDM helps totransmit with at high speed.The OFDM helps to spreads a frequency selective fadeover the symbol. The OFDM effectively randomizes theburst errors caused by deep fade or impulse interferences.The major challenge for the research community is todeal with the optimization of VLSI circuit in terms of 2019 Int. J. Elec. & Elecn. Eng. & Telcomm.200
International Journal of Electrical and Electronic Engineering & Telecommunications Vol. 8, No. 4, July 2019The implementation of software for basebandcommunication in OFDM transceiver system was failedto have better performance and low latency. Thus, a workof Pham et al. [26] has presented an OFDM transceivermodel by using partial reconfiguration of FPGA andachieved latency in the reconfiguration of OFDM.Similarly, Korrai et al. [27] have considered FPGA forchannel estimation along with orthogonality matchingpursuit mechanism for OFDM and improved systemperformance. A recent work of Bruno et al. [28] havepresented a variable length FFT for OFDM system andconsidered FPGA implementation through which [28]have achieved higher throughput.modulation provides the output signal of 16bits and issubjected to Symbol Generation Module (SGM). TheSGM increases the symbol for IFFT operation with thehelp of shift registers. The SGM gives the output of64bits signal and is subjected to Zero Padding (ZP). TheZP adds the zero symbols to enhance the number ofsamples. The ZP leads the output of 128-bits data and isgiven to IFFT. The proposed study implements thepipelined 8point 16bit architecture. Then it is forwardedto Cyclic Prefixes (CP) that prefixes the carriers andremoves the ISI. The output of CP generates the output of304bits and is subjected to PISO which converts theparallel stream input of 304 bits into the serial output of16bits. This output is subjected to DUC to forward it tothe channel. This channel is transmitted to the receiverunit which does the reverse operation illustrated aboveand gives the output data.III. PROBLEM STATEMENTThe design of OFDM always demands acomprehensive and complete understanding and selectionof critical parameters as the design is of no exceptionwhich deals with significant features. The significantfeature of OFDM is that it decreases the data rate at thesubcarrier level by which the symbol duration increasesand hence the multipath are effectively eliminated. Thisleads to higher Cyclic Prefix (CP) providing importantoutcomes but causes higher energy losses. Thus, there aneed for proper OFDM concept [29]. For the sameconcern, various researchers are introduced to differentOFDM transceiver systems by implementing the differentalgorithms to have significant digital communication in aconventional manner [30]. From the survey analysis ofcurrent research trend in OFDM, it is found that most ofthe mechanisms follow the software-based designs whichare not meant for real-time application areas in RadioFrequency (RF) systems, wireless communications, etc. Itis also found that there are few standard architectures arepresented for hardware prototyping. These hardwarearchitectures are designed for OFDM systems and arelags with designs constraints like area overhead, powerconsumption and hardware complexity up to thestandards in real-time duleZero PaddingCyclic PrefixModulePISO RegisterDigital Up ConversionChannelDigital Down ConversionInverse SymbolgenerationmoduleInverse Cyclic PrefixInverse ZeroPaddingQAM DemodulationFFTModuleOutputDataFig. 2. The architecture of proposed DUC/DDC based OFDM system.Transmitter: For this design, the clock frequency isadjusted to 100 MHz to perform the division of globalclock frequency and gives the moderate clock astransceiver module. In QAM modulation, two carrierswave exist of same frequency which changes the phase of90 degrees. In this system, 16 QAM modulation approachis used which exhibits 4 inputs and provides 16-bitquadrature phase signal data. The signal generationmodule receives the 16-bit data and generates 64-bitsymbol data. The zero padding provides the output of128-bit real and imaginary sample data. The IFFTmodules decomposed the zero padded output data into16-bit data from LSB to MSB format 8 times and storedin 8-bit, so total 128-bit symbol data as a real andimaginary data. For cyclic prefix, 48-bit symbols are usedfor guard band design. The PISO register processes theshifting operation parallel with the counter operation. Themain operation of DUC is to the conversion of one ormore channels baseband data to pass band data atspecified radio frequencies. The DUC module is usuallyappearing in transmitter side and its counterpart DigitalDown Converter (DDC) module in the receiver side. TheDUC input signal is sampled at a low sampling ratewhich comes from PISO register output.IV. PROPOSED SYSTEMIn order to bring effectiveness in the conventional RFcommunication system, an optimized OFDM transceiversystem is designed by using Verilog-HDL over FPGA.The block diagram of the OFDM transceiver system isrepresented in Fig. 2, which consists of both thetransmitter and receiver units. The transmitter unitcomposed of main blocks like QAM modulation, asymbol generation module, zero padding, IFFT module,and cyclic prefix module, Primary Input and SecondaryOutput (PISO) register, Digital Up Conversion (DUC).The receiver unit follows the reverse process of thetransmitter unit, i.e., it exhibits the inverse cyclic prefixmodule, FFT module, inverse zero padding, inversesymbol generation, and QAM demodulation. Thetransmitter unit considers the input of 4bit binary data forQAM modulation which helps to modulate the carrierfrequency signal and generates the In-phase Quadrature(IQ) signals using consolation mapping. The QAM 2019 Int. J. Elec. & Elecn. Eng. & Telcomm.QAM modulation201
International Journal of Electrical and Electronic Engineering & Telecommunications Vol. 8, No. 4, July 2019which is the sum of N subcarriers. A cyclic prefix code isadded to the OFDM signal to overcome the intra-symboland inter-symbol interference effects. The DUC blockperformed the up-conversion to RF frequencies andpassed through a channel.Receiver: This does the reverse operation of thetransmitter where DDC generate the cosine (Ac) output.The 16-bit sine and cosine data are generated in the DDCmodule. In that anyone which is fed to inverse cyclicprefix module which shifts the counter until clock cyclereset to zero. Then the FFT module receives the 128-bitdata from inverse cyclic prefix module and decomposes128-data into eight 16-bit registers. Then inverse zeropadding, inverse symbol generation, QAM demodulation.The proposed RF OFDM transceiver includes the DUCand DDC provides the RF frequency signals to channeland vice versa and which strengthen the overall system inreal time scenarios and improves the systemperformances. The DUC/DDC mainly contains DigitalFrequency Synthesizer (DFS) and multiplier modules.The DFS module is used to generate the sine and cosinedata based on the input angle. The sine and cosine outputsare multiplied with two separate multipliers to generatethe DUC/DDC outputs.The DFS hardware architecture mainly consists of twomultipliers, two adders, two multiplexers, and two dataregisters is represented in Fig. 3. The inputs Ai, Bi, angle,output sine, and cosine are 16-bits wide. If we increasethe size the data elements like inputs and output,hardware resource utilization will also increase. Initially,all the hardware elements reset to zero. Ai and Bi are fedto multiplexers when select is high, so the current valuesof Bc and Ac are sine and cosine values respectively.When clock is activated on the rising edge of a clock,registers stores the current value of Bc, Ac in next clockcycle, by that time select becomes low. When select islow in next clock cycles multiplexers acts as wiresthroughout the design process. Registers release the Bp,Ap values which are acts previous values of sine andcosine respectively. The previous value (Bp) of sine ismultiplied by angle input θ and added with previousvalue (Ap) of cosine. After multiplexing it generates thecurrent value of cosine (Ac). Similarly, the previousvalue (Ap) of cosine is multiplied by angle input θ andadded with previous value (Bp) of sine. Aftermultiplexing it generates the current value of sine ultiplierAdderMuxRegisterxr(n)FFTInverse CPDDCxi(n)The OFDM transceiver module is mainly containedtransmitter, receiver, DUC and DDC modules. The clockfrequency is set to 100 MHz to perform the division ofglobal clock frequency and gives the moderate clock astransceiver module. The design is synthesized in Xilinx14.7 ISE using Verilog and simulated usingModelsim6.3f and implemented over Artix7 FPGA board.A device is 7A100T-3 CSG324. The clock is toggling atevery 10 ns; the asynchronous reset is initially high toreset the process. Then make it low. The valid i is alwayshigh in all the stages. The input data is data in 1011,and output data is data out is generated same as inputafter all the process done. The following Fig. 5 representsthe simulation outcomes obtained from the modelsim-6ssimulator.The proposed design uses IFFT-FFT based transmitterand receiver modules. The proposed design is comparedwith a similar model [30] which uses lifting based DWTon OFDM systems. The intention is that FFT basedOFDM is better in terms of Area and power utilization.The number of occupied slices and number of slicesLUT's are improved with 33.88 % and 28.84 % withrespect to [30] in terms of area utilization as shown inTable I and Fig. 6.ApFig. 3. The hardware architecture of DFS.The proposed RF OFDM transceiver block diagram ispresented as shown in Fig. 4. At the transmitter side, thedigital input data is passed serially into the QAMmodulator from which QAM symbols are generated. TheIFFT block takes N input symbols and modulates it into Northogonal subcarriers and generates an OFDM signal 2019 Int. J. Elec. & Elecn. Eng. & Telcomm.QV. RESULT ANALYSIScosineAcQAMDemodulationAt the receiver side, the DDC block performs thedown-conversion of the RF signals to get the OFDMsignal. The FFT block transforms the OFDM signal intoN QAM symbols which will be demodulated to get theoriginal input data. The methodology starts with an initialdesign of an OFDM based RF transceiver system whichis then simulated. The simulation results are then used forcomparison with the existing system. Two comparisonsare made here 1) The simulation results of the FFTsystem designed are compared with the MATLAB FFTcomputation and 2) The proposed OFDM RF transceiversystem is compared with the existing OFDM RFtransceiver system.sineSelIReceiverSelAiDUCxi(n)Fig. 4. Proposed RF OFDM block ltiplierQAMModulationFig. 5. OFDM transceiver simulation results.202
International Journal of Electrical and Electronic Engineering & Telecommunications Vol. 8, No. 4, July 2019TABLE IV. COMPARISON OF AREA UTILIZATION FOR FFT MODELTABLE I. AREA UTILIZATION COMPARISON OF WHOLE OFDM SYSTEMSWITH [30]Area utilizationNumber SlicesSlice LUT'sPrevious 4%Table II shows the total power utilization with animprovement of 41.24%. Hence it reduces the hardwarecomplexity in the chip.The proposed system is also compared with the systempresented by a similar system [31] which is a liftingbased DWT for OFDM. Here, the area is considered asthe main parameter for comparison with resourceutilization of the proposed system and similar to [31].The outcomes of the proposed system and previous [31]are tabulated in Table III. From the Table III, found thatthe LUT Flip-flop pairs, Slice Flip-flops and DSP48E'sare improved with 16.50%, 62.93%, and 89.16%respectively. Fig. 7 gives the graphical representation ofwhole OFDM area utilization which indicates theimprovement of the proposed system.The proposed work is compared with similararchitecture [32] using Spartan 6 FPGA is tabulated inTable IV. The logic utilization is improved than theprevious work with respect to Slice registers, Buffers, andDSP elements.Logic UtilizationPrevious [32]ProposedSlice registers256502497BUFG/BUFGCTRs95DSP48A1s5234TABLE V. COMPARISON OF AREA UTILIZATION FOR FFT MODELArea UtilizationPrevious FFT [33] Proposed-FFT OverheadSlices315587172.39%4 input LUTs5916168871.46%Mult18x18s16850%The area utilization proposed FFT system is done withthe existing work towards FFT design of previous [33] byconsidering the device utilization components like No. ofslice, No. of four input LUTs, No. of Multi18x18s andNo. of clocks (GCLKs) and is given in Table V. Theproposed design uses Pipelined 8-point 16-bit FFTarchitecture. The slices and 4-input LUT’s are improvedwith 72.39 % and 71.46 % respectively with respect toprevious FFT system [33].Thus, from the above outcomes found that theproposed system, achieved with less area overhead, totalpower reduction and less hardware complexity of theOFDM systems on FPGA Chip.VI. CONCLUSIONThe recent vast developments in communication haveallowed multimedia communication to demand thenecessary data transmission at higher speed. Thechallenge with optimization of VLSI circuit in terms ofarea and time. The existing conventional techniquesinvolve pipelining, re-timing, parallel processing, etc.,while non-conventional techniques involve evolutionaryand genetic algorithms Cartesian genetic programmingand genetic programming. Thus to provide high-speeddata communication in real time RF system, this paperpresents the OFDM Transceiver module is mainlycontains transmitter, receiver, DUC and DDC modules.The outcomes suggest that the number of occupied slicesand number of slice LUT's are improved with 33.88 %and 28.84 % with respect to [30]. The proposed designuses pipelined 8-point 16-bit FFT Architecture, and theslices and 4-input LUT’s are improved with 72.39 % and71.46 % respectively with respect to [33]. The proposedoutcomes proposed a system, achieved with less areaoverhead, total power reduction and less hardwarecomplexity of the OFDM systems on FPGA chip.Fig. 6. Comparative analysis of area utilization.TABLE II. ANALYSIS OF POWER CONSUMPTIONPower Utilization Previous [30] Proposed ImprovementsTotal Power1.879W1.104W41.24%TABLE III. AREA UTILIZATION COMPARISON OF WHOLE OFDMSYSTEMS WITH [31]Area utilizationLUT FF pairsSlice FFDSP48E'sPrevious %62.93%89.16%REFERENCES[1][2][3]Fig. 7. Comparative analysis plot of proposed and previous [31]. 2019 Int. J. Elec. & Elecn. Eng. & Telcomm.203S. Kaiser, “Spatial transit diversity techniques for broadbandOFDM systems,” in Proc. IEEE Conf. on Global Communications,2000, vol. 3, pp. 1824-1828.Z. W. Zheng, Z. X. Yang, C. Y. Pan, and Y. S. Zhu, “Novelsynchronization for TDS-OFDM based digital television terrestrialbroadcast systems,” IEEE Trans. on Broadcasting, vol. 50, no. 2,pp. 148-153, 2004.M. Zimmermann and K. Dostert, “A multipath model for thepower line channel,” IEEE Trans. on Communications, vol. 50, no.
International Journal of Electrical and Electronic Engineering & Telecommunications Vol. 8, No. 4, July [17][18][19][20][21]4, pp. 553-559, 2002.M. Herdin, “A chunk based OFDM amply and forward relayingscheme for 4G mobile radio system,” in Proc. IEEE Int. Conf. onCommunications, 2006.U. Suhagiya1 and R. C. Patel, “Design and implementation ofOFDM transmitter and receiver using 8-point FFT/IFFT,” Int.Journal of Software & Hardware Research in Engineering, vol. 2no. 2, pp. 189-196, 2014.R. Swain and A. K. Panda, “Design of 16-QAM transmitter andreceiver: Review of methods of implementation in FPGA,” Int.Journal of Engineering and Science, vol. 1, no. 9, pp. 23-27, 2012.M. Bernhard and J. Speidel, “Implementation of an IFFT for anoptical OFDM transmitter with 12.1 Gbit/s,” University atStuttgart, Institute fur Nachrichtenubertragung, 70569 Stuttgart.A. S. Chavan, P. S. Kurhe, and K. V. Karad, “FPGA basedimplementation of baseband OFDM transceiver using VHDL,” Int.Journal of Computer Science and Information Technologies, vol. 5,no. 3, pp. 4446-4449, 2014.B. K. Vinay and M. P. Sunil, “FPGA based design &implementation of orthogonal frequency division multiplexingtransceiver module using VHDL,” Int. Journal of AdvancedResearch in Engineering and Technology, vol. 4, no. 6, pp. 70-83,2013.A. Gantes and J. Stucky, “A platform on a mobile ad hoc networkchallenging collaborative gaming,” presented at Int. Symposiumon Collaborative Technologies and Systems, 2008.S. Dixit and H. Katiyar, “Performance of OFDM in time selectivemultipath fading channel in 4G systems”, in Proc. Fifth Int. Conf.on Communication Systems and Network Technologies, 2015, pp.421-424.G. M. T. Abdalla, “Orthogonal Frequency Division MultiplexingTheory and Challenges,” University of Khartoum EngineeringJournal, vol. 1, no. 2, pp. 1-8, 2011.S. Nandi, M. Sarkar, A Nandi, and N. N. Pathak, “Performanceanalysis of CO-OFDM system in a CR network,” in Computer,Communication and Electrical Technology, Guha, Chakraborty &Dutta, Eds., Taylor & Francis Group, 2017.X. Q. Liu, H. H. Chen, B. Y. Lyu, and W. X. Meng, “Symbolcyclic shift equalization PAM-OFDM—A low complexity CP-freeOFDM scheme,” IEEE Trans. on Vehicular Technology, vol. 66,no. 7, pp. 5933-5946, 2017.Z. Zhang, et al., “Optical mobile communications: Principles andchallenges,” in Proc. 26th Wireless and Optical CommunicationConference, Newark, NJ, 2017, pp. 1-4.D. D. Reddy and S. K. Reddy, “FPGA Implementation of QAMtransmitter and receiver,” Int. Journal of Engineering Researchand Applications, vol. 2, no. 1, pp. 48-51, 2013.G. V. Ganesh, B. M. Krishna, K. S. Kumar, T. Prathyusha, R.Venkatesh, and T. V. Jessy, “FPGA implementation of OFDMtransmitter using simulink and xilinx system generator,” Journalof Theoretical and Applied Information Technology, vol. 78, no. 1,pp. 125-130, 2015.M. A. Mohamed, A. S. Samarah, and M. I. Fath Allah,“Implementation of OFDM physical layer using FPGA,” Int.Journal of Computer Science, vol. 9, no. 2, pp. 612-619, 2012.N. Mev and B. R. M. Khaire, “Implementation of OFDMtransmitter and receiver using FPGA,” Int. Journal of SoftComputing and Engineering, vol. 3, no. 3, pp. 199-202, 2013.R. D. Bhavani and D. Sudhakar, “Design and implementation ofinverse fast fourier transform for OFDM,” Int. Journal of Scienceand Engineering Applications, vol. 2, no. 7, pp. 155-158, 2013.S. Kaur and R. Mehra, “FPGA implementation of OFDMtransceiver using FFT algorithm,” Int. Journal of EngineeringScience and Technology, vol. 4, pp. 216-222, Apr. 2012. 2019 Int. J. Elec. & Elecn. Eng. & Telcomm.204[22] A. D. Sawant and P. S. Choudhary, “Study of FPGA based OFDMtransmitter and receiver,” Int. Journal of Electrical andElectronics Engineering, vol. 9, no. 2, pp. 90-97, 2014.[23] T. R. Pechetty and M. Vemulapalli, “An implementation ofOFDM transmitter and receiver on reconfigurable platforms,” Int.Journal of Advanced Research in Electrical, Electronics andInstrumentation Engineering, vol. 2, no. 11, pp. 5486-5490, 2014.[24] K. Sobaihi, A. Hammoudeh, and D. Scammell, “FPGAimplementation of OFDM transceiver for a 60GHz wirelessmobile radio system,” presented at 2010 Int. Conf. onReconfigurable Computing, 2010.[25] T. H. Pham, S. A. Fahmy, and I. V. McLoughlin, “An end-to-endmulti-standard OFDM transceiver architecture using FPGA partialreconfiguration,” IEEE Access, vol. 5, pp. 210
IV discusses the design and implementation of the proposed system. The next Section V presents the obtained results analysis. Finally, Section VI concludes paper contribution with the conclusion. II. R ELATED W ORK This section discusses the recent tries in the design and implementation of the OFDM transmission system by
In this thesis, FPGA-based simulation and implementation of direct torque control (DTC) of induction motors are studied. DTC is simulated on an FPGA as well as a personal computer. Results prove the FPGA-based simulation to be 12 times faster. Also an experimental setup of DTC is implemented using both FPGA and dSPACE. The FPGA-based design .
FPGA ASIC Trend ASIC NRE Parameter FPGA ASIC Clock frequency Power consumption Form factor Reconfiguration Design security Redesign risk (weighted) Time to market NRE Total Cost FPGA vs. ASIC ü ü ü ü ü ü ü ü FPGA Domain ASIC Domain - 11 - 18.05.2012 The Case for FPGAs - FPGA vs. ASIC FPGAs can't beat ASICs when it comes to Low power
Step 1: Replace ASIC RAMs to FPGA RAMs (using CORE Gen. tool) Step 2: ASIC PLLs to FPGA DCM & PLLs (using architecture wizard), also use BUFG/IBUFG for global routing. Step 3: Convert SERDES (Using Chipsync wizard) Step 4: Convert DSP resources to FPGA DSP resources (using FPGA Core gen.)
The LabVIEW implementation of the control system consisted of two main parts; (i) host PC virtual instrument (VI) and (ii) FPGA VI. A host PC VI was deve loped to model the PID control transfer function and inter act with the FPGA based RIO hardware. The FPGA VI was programmed in LabVIEW and synthesized to ru n on the FPGA.
3 FPGA, ASIC, and SoC Development Projects 67% of ASIC/FPGA projects are behind schedule 75% of ASIC projects require a silicon re-spin Over 50% of project time is spent on verification Statistics from 2018 Mentor Graphics / Wilson Research survey, averaged over FPGA/ASIC 84% of FPGA projects have non-trivial bugs escape into production
FPGA, ASIC, and SoC Development Projects 67% of ASIC/FPGA projects are behind schedule 75% of ASIC projects require a silicon re-spin Over 50% of project time is spent on verification Statistics from 2018 Mentor Graphics / Wilson Research survey, averaged over FPGA/ASIC 84% of FPGA projects have non-trivial bugs escape into production
I am FPGA novice and want to try classical FPGA design tutorials. I bought perfect modern FPGA board ZYBO (ZYnq BOard) based on Xilinx Z-7010 from Digilent but latest tools from Xilinx VIVADO 2015.2 more focused on AP SoC programming while I want to just pure FPGA de
14 2 FPGA Architectures: An Overview Fig. 2.5 Overview of mesh-based FPGA architecture [22] 2.4.1 Island-Style Routing Architecture Figure2.5 shows a traditional island-style FPGA architecture (also termed as mesh-based FPGA architecture). This is the most common
