Very Low Power Precision CMOS Quad Operational Amplifiers

2y ago
20 Views
2 Downloads
211.57 KB
15 Pages
Last View : 1m ago
Last Download : 2m ago
Upload by : Dani Mulvey
Transcription

TS27L4Very low power precision CMOS quad operational amplifiersFeatures Very low power consumption: 10 µA/op Output voltage can swing to ground Excellent phase margin on capacitive loads Unity gain stable Two input offset voltage selectionsDIP14(Plastic package)SO-14(Plastic micropackage)DescriptionThe TS27L4 series are low-cost, low-power quadoperational amplifiers designed to operate withsingle or dual supplies. These operationalamplifiers use the ST silicon gate CMOS processallowing an excellent consumption-speed ratio.These series are ideally suited for lowconsumption applications.TSSOP14(Thin shrink small outline package)Three power consumptions are available enablingthe best consumption-speed ratio:ICC 10 µA/amp: TS27L4 (very low power),ICC 150 µA/amp: TS27M4 (low power),ICC 1 mA/amp: TS274 (standard).Pin connections (top view)These CMOS amplifiers offer very high inputimpedance and extremely low input currents. Themajor advantage versus JFET devices is the verylow input current drift with temperature (seeFigure 4).March 200914 Output 4Output 1 1Inverting Input 1 2--13 Inverting Input 4Non-inverting Input 1 3 12 Non-inverting Input 411 VCC -VCC 4Non-inverting Input 2 5 10 Non-inverting Input 3Inverting Input 2 6--9Inverting Input 38Output 3Output 2 7Rev 31/15www.st.com15

Circuit schematics1TS27L4Circuit schematicsFigure 1.Internal block ageOutputstageOutputVCCE2/15E

T20T19T17T24T21T 18R2T 25VCCT 22T 23T 26T29T 28T27InputT3T1T5T4T2C1InputR1T7T6T9T8T 13T11T 10T 14T 12T16OutputT 15Figure 2.VCCTS27L4Circuit schematicsSchematic diagram (for 1/4 TS27L4)3/15

Absolute maximum ratings and operating conditions2TS27L4Absolute maximum ratings and operating conditionsTable 1.Absolute maximum ratingsSymbolVCC VidParameterValueUnit18VSupply voltage (1)Differential input voltage(2) 18VVinInput voltage(3)-0.3 to 18VIoOutput current for VCC 15V 30mAIinInput current 5mA-65 to 150 CTstgStorage temperature rangeRthjaThermal resistance junction to ambient(4)SO-14TSSOP14DIP1410510080RthjcThermal resistance junction to case(4)SO-14TSSOP14DIP14313233HBM: human body model(5)1kV100V1.5kVESDMM: machine model(6)(7)CDM: charged device model C/W C/W1. All values, except differential voltage are with respect to network ground terminal.2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.3. The magnitude of the input and the output voltages must never exceed the magnitude of the positivesupply voltage.4. Short-circuits can cause excessive heating and destructive dissipation. Values are typical.5. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinationswhile the other pins are floating.6. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly betweentwo pins of the device with no external series resistor (internal resistor 5 Ω). This is done for all couples ofconnected pin combinations while the other pins are floating.7. Charged device model: all pins and the package are charged together to the specified voltage and thendischarged directly to the ground through only one pin. This is done for all pins.Table 2.SymbolVCC 4/15Operating conditionsParameterTS27L4CSupply voltageVicmCommon mode input voltage rangeToperOperating free-air temperature rangeTS27L4I3 to 16V 0 to VCC - 1.50 to 70Unit-40 to 125V C

TS27L4Electrical characteristics3Electrical characteristicsTable 3.VCC 10 V, VCC- 0 V, Tamb 25 C (unless otherwise specified)TS27L4C/ACSymbolUnitMin. Typ.VioDVioTS27L4I/AIParameterInput offset voltageVo 1.4V, Vic 0VTS27L4TS27L4ATmin Tamb TmaxTS27L4TS27L4A1.10.9Max. Min.105Typ.Max.1.10.9105126.5Input offset voltage driftmV126.522µV/ C(1)IioIibInput offset currentVic 5V, VO 5VTmin Tamb Tmax1Input bias current (1)Vic 5V, VO 5VTmin Tamb Tmax1VOHHigh level output voltageVid 100mV, RL 1MΩTmin Tamb TmaxVOLLow level output voltageVid -100mVAvdLarge signal voltage gainViC 5V, RL 1MΩ, Vo 1V to 6VTmin Tamb 40mV100V/mV0.1MHzGBPGain bandwidth productAv 40dB, RL 1MΩ, CL 100pF, fin 100kHzCMRCommon mode rejection ratioViC 1V to 7.4V, Vo 1.4V65806580dBSVRSupply voltage rejection ratioVCC 5V to 10V, Vo 1.4V60806080dBICCSupply current (per amplifier)Av 1, no load, Vo 5VTmin Tamb Tmax10Output short circuit currentVo 0V, Vid 100mV6060mAIsinkOutput sink currentVo VCC, Vid -100mV4545mASRSlew rate at unity gainRL 1MΩ, CL 100pF, Vi 3 to 7V0.040.04V/µsIo0.11517101518µA5/15

Electrical characteristicsTable 3.TS27L4VCC 10 V, VCC- 0 V, Tamb 25 C (unless otherwise specified) Min. Typ.Max. Min.Typ.Max.φmPhase margin at unity gainAv 40dB, RL 1MΩ, CL 100pF4545DegreesKovOvershoot factor3030%enEquivalent input noise voltagef 1kHz, Rs 100Ω6868nV-----------HzChannel separation120120dBVo1/Vo21. Maximum values include unavoidable inaccuracies of the industrial tests.6/15

TS27L4Typical characteristicsFigure 3.Supply current (each amplifier)versus supply voltage2.01.51.0Tamb 25 CAV 1VO VCC / 20.504812SUPPLY VOLTAGE, VCC (V)Figure 5.VCC 5V20VCC 3V-101Figure 6.1.00.6V CC 3VV CC 5V0.40.20T amb 25 CV ic 0.5VV id -100mV12OUTPUT CURRENT, I OL (mA)75100125High level output voltage versushigh level output current163T amb 25 CV id 100mVVCC 16V12VCC 10V840-50Low level output voltage versus low Figure 8.level output current0.850200OUTPUT VOLTAGE, VOL (V)OUTPUT VOLTAGE, VOL (V)Figure 7.-8-6-4-2OUTPUT CURRENT, I OH (mA)1025OUTPUT VOLTAGE, V OH (V)OUTPUT VOLTAGE, V OH (V)T amb 25 CV id 100mV1VCC 10VVic 5VTEMPERATURE, T amb ( C)53Input bias current versus free airtemperature10016High level output voltage versushigh level output current4Figure 4.INPUT BIAS CURRENT, I IB (pA)Typical characteristicsSUPPLY CURRENT, I CC (µ A)43-40-30-20OUTPUT CURRENT, I0Low level output voltage versus lowlevel output currentV CC 10VVCC 16V21-10OH (mA)T amb 25 CV i 0.5VV -100mVid0481216OUTPUT CURRENT, I OL (mA)207/15

Typical characteristicsOpen loop frequency response and Figure 10. Gain bandwidth product versusphase shiftsupply voltage400G A ING A IN (d B )3045PHASE20PhaseMarginT amb 2 5 CV CC 1 0 VR L 1 MΩC L 100pFA VCL 1 0 01001352103180GainBandwidthProduct-1 0109010410510610P H A S E (D e g re e s )507G A IN B A N D W . P R O D ., G B P (M H z )Figure 9.TS27L4120T amb 2 5 CR L 1M ΩC 100pFLAV 110080604004F R E Q U E N C Y , f (H z )60T amb 2 5 CR L 1 MΩC 100pFLAV 1403004812T amb 2 5 CR L 1MΩAV 1V CC 1 0 V70605040016206080100Figure 14. Input voltage noise versusfrequencyEQUIVALENT INPUT NOISEVOLTAGE (nV/VHz)0 .0 5S L E W R A T E S , S R (V /μ s )40C A P A C IT A N C E , C L (p F )Figure 13. Slew rate versus supply voltageSR0 .0 4SR0 .0 30 .0 2300VCC 10VTamb 25 CR S 100Ω200100048/151680S U P P L Y V O L T A G E , V CC (V )T amb 2 5 CR L 1M ΩC 100pFL12Figure 12. Phase margin versus capacitiveloadP H A S E M A R G IN , φ m (D e g re e s )P H A S E M A R G IN , φ m (D e g re e s )Figure 11. Phase margin versus supplyvoltage508S U P P L Y V O L T A G E , V CC (V )68101214S U P P L Y V O L T A G E , VCC (V )16110010FREQUENCY (Hz)1000

TS27L45Package informationPackage informationIn order to meet environmental requirements, ST offers these devices in different grades ofECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com.ECOPACK is an ST trademark.9/15

Package information5.1TS27L4DIP14 package informationFigure 15. DIP14 package mechanical drawingTable 4.DIP14 package mechanical ax.10.922.923.303.810.430.110.130.15

TS27L45.2Package informationSO-14 package informationFigure 16. SO-14 package mechanical drawingTable 5.SO-14 package mechanical 8 (max.)0.100.00411/15

Package information5.3TS27L4TSSOP14 package informationFigure 17. TSSOP14 package mechanical drawingTable 6.TSSOP14 package mechanical 50.45L112/15Inches0.600.02560.750.0181.000 0.0240.0300.0398 0.100 8 0.004

TS27L46Ordering informationOrdering informationTable 7.Order codesOrder codeTemperaturerangePackagePackingSO-14Tube orTape & 4CNTS27L4ACN27L4AC0 C, 70 CTS27L4CNDIP1427L4CTSSOP14Tape & 7L4ACPTTS27L4INTS27L4AINMarkingTube orTape & reel27L4AI-40 C, 125 CTS27L4INDIP14TubeTS27L4AIN27L4ITSSOP14Tape & reel27L4AI13/15

Revision history7TS27L4Revision historyTable 8.14/15Document revision historyDateRevisionChanges11-Nov-20011Initial release.08-Sep-20082Removed TS27L4B version of device.Added Rthja, Rthjc, and ESD parameters in Table 1: Absolutemaximum ratings.Expanded Table 7: Order codes.Updated document format.02-Mar-20093Removed TS27L4*M* from Table 7: Order codes.Updated package mechanical drawings and data inChapter 5: Package information.

TS27L4Please Read Carefully:Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve theright to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at anytime, without notice.All ST products are sold pursuant to ST’s terms and conditions of sale.Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes noliability whatsoever relating to the choice, selection or use of the ST products and services described herein.No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of thisdocument refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party productsor services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of suchthird party products or services or any intellectual property contained therein.UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIEDWARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIEDWARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWSOF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOTRECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAININGAPPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVEGRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately voidany warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, anyliability of ST.ST and the ST logo are trademarks or registered trademarks of ST in various countries.Information in this document supersedes and replaces all information previously supplied.The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. 2009 STMicroelectronics - All rights reservedSTMicroelectronics group of companiesAustralia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of Americawww.st.com15/15

Two input offset voltage selections Description The TS27L4 series are low-cost, low-power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the ST silicon gate CM

Related Documents:

CMOS Digital Circuits Types of Digital Circuits Combinational . – Parallel Series – Series Parallel. 15 CMOS Logic NAND. 16 CMOS Logic NOR. 17 CMOS logic gates (a.k.a. Static CMOS) . nMOS and pMOS are not ideal switches – pMOS passes strong 1 , but degraded (weak) 0

8. n-CH Pass Transistors vs. CMOS X-Gates 9. n-CH Pass Transistors vs. CMOS X-Gates 10. Full Swing n-CH X-Gate Logic 11. Leakage Currents 12. Static CMOS Digital Latches 13. Static CMOS Digital Latches 14. Static CMOS Digital Latches 15. Static CMOS Digital Latches . Joseph A. Elias, PhD 2

SOI CMOS technology has been used to integrate analog circuits. In this section, SOI CMOS op amp is discussed. Then, the performance comparison of op amps using bulk and SOI CMOS technologies is presented. 3.1 Analysis on SOI CMOS Op amp Figure 5 shows an SOI CMOS single stage op amp with a symmetrical topology. This circuit has a good .

CMOS Setup Procedure for Dispense System CPU Board PN 2025-0121 CMOS Setup Procedure Use this procedure to set computer CMOS parameters for dispense system CPU board (PN 2025-0121) with CPU, memory, and fan. 1. Activate BIOS/CMOS Setup Utility (pg 1) 2. Preset CPU board (pg 2) 3. Computer CMOS Parameters (pg 2) 4. Save Changes (pg 5) Revision .

Precision Air 2355 air cart with Precision Disk 500 drill. Precision Air 2355 air cart with row crop tires attached to Nutri-Tiller 955. Precision Air 3555 air cart. Precision Air 4765 air cart. Precision Air 4585 air cart. Precision Air 4955 cart. THE LINEUP OF PRECISION AIR 5 SERIES AIR CARTS INCLUDES: Seven models with tank sizes ranging from

solution is single-chip radio transceiver realized in a low-cost CMOS, [Rofougaran, et al, 1998; Cho, et al, 1999]. Compared to other CMOS RF building blocks, CMOS power amplifier receives less amount of research. Since it is known that RF power amplifier consumes most of the power c

Iineal circuits, the proposed technique imposes no restriction to the amount of clock skew. The main building blocks of the NORA technique are dynamic CMOS and C2MOS logic functions. Static CMOS functions can ;also be employed. Logic composition rules to mix dynamic CMOS, C 2MOS, and conventional CMOS will be presented. Different from

Circuits-A CMOS VLSI Design Slide 2 Outline: Circuits Lecture A – Physics 101 – Semiconductors for Dummies – CMOS Transistors for logic designers Lecture B – NMOS Logic – CMOS Inverter and NAND Gate Operation – CMOS Gate Design – Adders – Multipliers Lecture C – P