Microelectronic Circuits 8th Edition

1y ago
6.3K Views
1.9K Downloads
1.30 MB
14 Pages
Last View : Today
Last Download : 1d ago
Upload by : Averie Goad
Transcription

Microelectronic Circuits8th EditionA. Sedra, K.C. SmithT. Chan Carusone, V. GaudetSpice Problems SolutionsChapter 8Prepared by: Nijwm Wary2019 Oxford University Press, 2020

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsProblem: 8.51. The schematic for this problem is shown below2. Run the netlist and perform DC simulation. Find out the operating points of the transistors.3. The minimum voltage for the current source M2 to be in saturation region is V CSmin V OV(VDSAT) 0.179V. Also, I O I D2 0.104mA.4. Uncomment AC analysis and find out RO by plotting M(V(VO)/I(V3))5. So, the output impedance R o 31.78 kΩ.1 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions6. Repeat for other values of VO by changing the dc voltage source V1.Netlist:Copy the netlist given below and paste it into a text file and save it with *.cir extension.********Problem: P8 5********************** Main circuit begins here**************I1VDD VG DC 25uV1N1 0 0.8VdcV2VDD 0 1.8VdcM1VG VG 0 0 NMOS0P18 L 0.54u W 1.74u M 1M2VO VG 0 0 NMOS0P18 L 0.54u W 6.96u M 1V3VO N1 AC 1m SIN 0 1m 10k 0 0 0******* Main circuit ends ***************** NMOS model begins here ******************************.model NMOS0P18NMOS(Level 1 VTO 0.5 GAMMA 0.3 PHI 0.84 LD 0 WD 0 UO 450 LAMBDA 0.4 TOX 4.08E-9 PB 0.9 CJ 1.6E-3 CJSW 2.04E-10 MJ 0.5 MJSW 0.2 CGDO 3.67E-10 JS 8.38E-6 CGBO 3.8E-10 CGSO 3.67E-10)***************** NMOS model ends here ************************************************* Analysis begins here****************.OP*.AC DEC20 1 100K.PROBE.END******** Analysis ends here****************2 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsProblem: 8.451. The schematic for this problem is shown below2. Run the netlist and perform DC simulation. Find out the operating points of the transistors.3. It is important to note that V OV is specified at 0.15 V for M1, so V1 should have a dc bias valueof 0.55V according to the calculation. This will make M1 close to triode region and so, VO willhave limited signal swing. This is because the calculated results in the problem solution do notaccount for the current flowing due to channel-length modulation (LAMBDA). BecauseLAMBDA is bigger for the NMOS than the PMOS, it pulls the operating point at the outputdown towards ground. The effect is quite significant here because L is quite small. So, dc bias ofV1 is taken slightly lower 0.53V.4. Perform transient analysis and plot V(VO) and V(VI). Find the gain of the circuit. The gain is21.7 V/V.3 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions5. Increase the input swing to 50 mV and perform transient analysis again. Plot V(VO) and themaximum signal swing at the output.6. The schematic for part (d) of the problem is shown below4 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions7. The output waveform V(O) is shown below5 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsNetlist:Copy the netlist given below for part (a), (b) and (c). Then paste it into a text file and save it with *.cirextension.********Problem: P8 45(a,b,c) ********************** Main circuit begins here**************M1VO VI 0 0 NMOS0P13 L 0.4u W 7u M 1M2VO VG23 VDD VDD PMOS0P13 L 0.4u W 27.7u M 1M3VG23 VG23 VDD VDD PMOS0P13 L 0.4u W 27.7u M 1I1VG23 0 DC 100uAdcV1VI 0 AC 10m SIN 0.53 2m 1k 0 0 0V2VDD 0 1.3Vdc******* Main circuit ends here******************************** PMOS model begins here ******************************.model PMOS0P13PMOS(Level 1 VTO -0.4 GAMMA 0.045 PHI 0.8 LD 0 WD 0 UO 100 LAMBDA 0.42 TOX 2.7E-9 PB 0.9)***************** PMOS model ends here ******** NMOS model begins here ******************************.model NMOS0P13NMOS(Level 1 VTO 0.4 GAMMA 0.05 PHI 0.8 LD 0 WD 0 UO 400 LAMBDA 0.5 TOX 2.7E-9 PB 0.9)***************** NMOS model ends here ************************************************* Analysis begins here****************.OP.TRAN0.01mS 2mS.PROBE.END******** Analysis ends here****************Copy the netlist given below for part (d) and paste it into a text file and save it with *.cir extension.********Problem: P8 45(d) ********************** Main circuit begins here**************M1VO VI 0 0 NMOS0P13 L 0.4u W 7u M 1V1VI 0 AC 10m SIN 0.53 2m 1k 0 0 0V2VDD 0 3.05VdcR1VO VDD 24k TC 0,0******* Main circuit ends here******************************** NMOS model begins here ******************************.model NMOS0P13NMOS(Level 1 VTO 0.4 GAMMA 0.05 PHI 0.8 LD 0 WD 0 UO 400 LAMBDA 0.5 TOX 2.7E-9 PB 0.9)***************** NMOS model ends here *****************************************6 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions******** Analysis begins here****************.OP.TRAN0.01mS 2mS.PROBE.END******** Analysis ends here****************7 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsProblem: 8.721. The schematics for this problem is shown below2. Run the netlist and perform transient simulation and calculate the gain.8 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions3. The gain is 110 V/V.4. Find the gain of the common source stage by plotting V(VD1).5. The gain is 10.7 V/VNetlist:Copy the netlist given below and paste it into a text file and save it with *.cir extention.********Problem: P8 72********************** Main circuit begins here**************V DDVDD 0 1.8VdcI1VDD VOUT1 DC 200uAdcRL0 VOUT2 123kV1VG2 0 1.421VdcC2VOUT1 VOUT2 10uVsigVSIG 0 SIN 0.73 10u 1k 0 0 0M1VD1 VSIG 0 0 NMOS0P18 L 0.36u W 5.4u M 1M2VOUT1 VG2 VD1 0 NMOS0P18 L 0.36u W 5.4u M 1******* Main circuit ends ***************** NMOS model (0.18um) begins here ******************************.model NMOS0P18NMOS(Level 1 VTO 0.5 GAMMA 0.3 PHI 0.84 LD 0 WD 0 UO 450 LAMBDA 0.55 TOX 4.08E-9 PB 0.9 CJ 1.6E-3 CJSW 2.04E-10 MJ 0.5 MJSW 0.2 CGDO 3.67E-10 JS 8.38E-6 CGBO 3.8E-10 CGSO 3.67E-10)9 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions***************** NMOS model ends here ************************************************* Analysis begins here****************.TRAN0.01mS 2mS.PROBE.END******** Analysis ends here****************10 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsProblem: 8.821. The schematic for this problem is shown below.2. Perform the operating point analysis and find the operating point of all transistors.3. Perform DC sweep by uncommenting the command in the analysis section and plot the I(V2).Note the output voltage at which the output current becomes constant.11 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutions4. Perform AC analysis by uncommenting the command in the analysis section and plot theM(V(VOUT)/I(V2)) to calculate the output resistance.12 Oxford University Press, 2020Chapter 8

Sedra/Smith, Microelectronic Circuits, Eighth Edition, Spice solutionsNetlist:Copy the netlist given below and paste it into a text file and save it with *.cir extension.********Problem: P8 82********************** Main circuit begins here**************M1VG12 VG12 0 0 NMOS0P18 L 0.54u W 2.7u M 1M2N14530 VG12 0 0 NMOS0P18 L 0.54u W 27u M 1M3VOUT VG34 N14530 0 NMOS0P18 L 0.54u W 27u M 1M4VG34 VG34 VG12 0 NMOS0P18 L 0.54u W 2.7u M 1I1VDD VG34 DC 20uAdcV1VDD 0 1.8VdcV2VOUT 0 AC 1k SIN 0.9 1m 1k 0 0 0******* Main circuit ends ***************** NMOS model (0.18um) begins here ******************************.model NMOS0P18NMOS(Level 1 VTO 0.5 GAMMA 0.3 PHI 0.84 LD 0 WD 0 UO 450 LAMBDA 0.55 TOX 4.08E-9 PB 0.9 CJ 1.6E-3 CJSW 2.04E-10 MJ 0.5 MJSW 0.2 CGDO 3.67E-10 JS 8.38E-6 CGBO 3.8E-10 CGSO 3.67E-10)***************** NMOS model ends here ************************************************* Analysis begins here****************.OP*.DC [LIN] V2 0.3 1.0 0.05*.AC DEC20 1 100K.PROBE.END******** Analysis ends here****************13 Oxford University Press, 2020Chapter 8

Microelectronic Circuits . 8. th. Edition . A. Sedra, K.C. Smith. T. Chan Carusone, V. Gaudet. Spice Problems Solutions . Chapter 8 . Prepared by: Nijwm Wary

Related Documents:

Microelectronic Devices and Circuits Charles G. Sodini Peter Hagelstein, Judy Hoyt Shawn Kuo, Min Park, Colin Weltin-Wu. Lecture 1 - 6.012 overview February 1, 2005 . - Digital circuits (mainly CMOS) - Analog circuits (BJT and MOS) The interaction of devices and circuits. Title: Microsoft PowerPoint - SP05.Lecture1.ppt

Microelectronic Circuits . 8. th. Edition . A. Sedra, K.C. Smith. T. Chan Carusone, V. Gaudet. Spice Problems Solutions . Chapter 12 . Prepared by: Nijwm Wary

Schwarz and Oldham, Electrical Engineering: An Introduction, 2nd edition Sedra and Smith, Microelectronic Circuits, 7th edition Stefani, Shahian, Savant, and Hostetter, Design of Feedback Control Systems, 4th edition Tsividis/McAndrew, Operation and Modeling of the MOS Transistor, 3rd edition Van Valkenburg, Analog Filter Design

Contemporary Electric Circuits, 2nd ed., Prentice-Hall, 2008 Class Notes Ch. 9 Page 1 Strangeway, Petersen, Gassert, and Lokken CHAPTER 9 Series–Parallel Analysis of AC Circuits Chapter Outline 9.1 AC Series Circuits 9.2 AC Parallel Circuits 9.3 AC Series–Parallel Circuits 9.4 Analysis of Multiple-Source AC Circuits Using Superposition 9.1 AC SERIES CIRCUITS

Microelectronic Circuits Adel S. Sedra University of Waterloo Kenneth C. Smith University of Toronto New York Oxford OXFORD UNIVERSITY PRESS 2011 . CONTENTS Preface xix ВДЗД DEVICES AND BASIC CIRCUITS 1 Electronics and Semiconductors 2 Introduction 3 1.1 Signals 4 1.2 Frequency Spectrum of Signals 7

Integrated Electronics Jacob Millman Christos C.Halkias 1st edition 1972 MC Graw Hill,inc. 2 BM 0004 Introduction To Digital Microelectronic Circuits Grpalan 1st edition 1996 Times Mirror Higher Education Group,Inc Company 2 BM 0005 Microelectronic Circuits Adels.Sedra Kenneth C.smith 2nt

This manual contains complete solutions for all exercises and end-of-chapter problems included in the book Microelectronic Circuits, International Sixth Edition, by Adel S. Sedra and Kenneth C. Smith. We are grateful to Mandana Amiri, Shahriar Mirabbasi, Roberto

Watch for announcements about the Innov8te NRP: Introduction to the Neonatal Resuscitation Program, 8th Edition webinar on February 18, 2021 that will answer all your questions about NRP 8th Edition and RQI for NRP. NRP 8th EDITION MATERIALS – WHAT’S NEW The Textbook of Neonatal Resuscitation, 8th edition, will be available on June 1, 2021.

Microelectronic Circuits, International Sixth Edition, by Adel S. Sedra and Kenneth C. Smith. We are grateful to Mandana Amiri, Shahriar Mirabbasi, Roberto Rosales, Alok Berry, Norman Cox, John Wilson, . Oxford University Press, 198 Madison Avenue, New York, New York, USA 10016 or e-mail to

Rochester Institute of Technology 12 Microelectronic Engineering ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING SPICE Model Parameters for RIT MOSFET’s Dr. Lynn Fuller Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Roche

Rochester Institute of Technology Microelectronic Engineering ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to LTSPICE Dr. Lynn Fuller Electrical and Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Roche

Semiconductors EE 105 Lecture 1: Microelectronic Devices and Circuits. B. E. Boser 32 Conductors, Insulators, Semiconductors . EE 105 Introduction to Microelectronics Author: Bernhard Boser Subject: EE247 Lect

Dec 09, 2009 · 1 6.012 Microelectronic Devices and Circuits Formula Sheet for the Final Exam, Fall 2009 Parameter Values: Periodic Table: ! q 1.6x10"19Coul o "8.854x10

BJTs Circuits. Microelectronic Circuit by meiling CHEN 2 topics Large-signal operation BJT circuits at DC BJT biasing schemes. Microelectronic Circuit by meiling CHEN 3 BE BE i o cc C c cc c S v V v v V i R V R I eVT vBE . Example 5.4 (DC analysis) V I k V I I I mA I I mA mA mA R k V I V V V C C B E C C E E E E E .

End of the Year Celebrations June 3rd: 8th Grade Breakfast (OLA Gym; 8:30 AM); Grades 1-4 Field Trip to the Bronx Zoo June 4th: 8th Grade Dinner-Dance (7 PM) June 5th: Altar Server/SCOLA Trip June 6th: 8th Grade Trip to Philadelphia June 7th: 8th Grade Honors (Morning Announcements, 8:05 AM); Graduation Mass (OLA Church 8:30 AM) June 8th: 8th Grade Graduation (OLA Church, 1 PM)

The purpose of this document is to provide keystone fundamentals of MLA 8th Edition. This document is not intended to serve or function as an end-all/be-all MLA resource or a fully instructive guide. It seeks to describe and exemplify the process of MLA 8th Edition. For more information about MLA 8th Edition, please visit https://style.mla.org.

Required Text: Electric Circuits, 7th or 8th or 9th Edition James W. Nilsson and Susan A. Riedel Pearson Education Inc: Upper Saddle River, NJ, 2008 ISBN 13: 978-0-13-611499-4 (9th Ed) 13: 978-0-13-198925-2 (8th Ed) Required Packet: ECE 2240 Conceptual Tools Neil E. Cotter et a

RP 2K, Second Edition RP 2L, Third Edition RP 2M, First Edition Bul 2N, First Edition RP 2P, Second Edition RP 2Q, Second Edition RP 2R, First Edition RP 2T, First Edition Bul 2U, First Edition Bul 2V, First Edition Spec 2W, First Edition RP 2X, First Edition, with Supp 1 Spec 2Y, First Edition

1 Introduction to RL and RC Circuits Objective In this exercise, the DC steady state response of simple RL and RC circuits is examined. The transient behavior of RC circuits is also tested. Theory Overview The DC steady state response of RL and RC circuits are essential opposite of each other: that is, once steady state is reached, capacitors behave as open circuits while inductors behave as .

worts, lichens, mosses, algae and fungi also occur. CLIMATE : The abrupt variations in the altitude (elevations) have created diverse climatic conditions. The climate is warm and humid during summer and monsoon season (June Oct.) and moderately cold during winter (Dec. Feb.) at lower elevations. The winter months become more severe as one goes up. Places like Lachen, Lachung and Dzongri areas .