A Single-Input Dual-Output Step-Up/Step-Down DC-DC Converter Designed .
Proceedings of the 3rd International Conference on Industrial Application Engineering 2015A Single-Input Dual-Output Step-Up/Step-Down DC-DC ConverterDesigned by Switched Capacitor TechniquesKei Eguchia,*, Kanji Abea, Shinya Teradab, Ichirou OotabaFukuoka Institute of Technology, 3-30-1 Wajirohigashi, Higashi-ku, Fukuoka, 811-0295 JapanKumamoto National College of Technology, 2659-2 Suya, Koushi, Kumamoto, 861-1102 Japanb*Corresponding Author: eguti@fit.ac.jpAbstract(LDO) arrays, single-input parallel-connected DC-DCconverters, and so on. Among others, in order to reduce thenumber of external circuit components, single-inductormulti-output (SIMO) DC-DC converters have beendeveloped in recent years. For example, Patra et al. andDeepti et al. suggested a step-down SIMO converter using abuck converter topology(1,2). Owing to the single inductortopology, the step-down SIMO converter(1,2) can achievesmall hardware cost. However, the converter reported inreferences (1,2) offers only stepped-down voltages. Ray etal. proposed a multi-output DC-DC converter(3,4) which canprovide a step-up and multiple step-down outputs. Unlikethe step-down SIMO converter(1,2), the multi-outputconverter reported in references (3,4) can providestepped-up and stepped-down voltages. However, the multioutput converter reported in references (3,4) requires acouple of inductors. To drive multi-color LEDs, Dietrich etal. suggested an SIMO converter using a buck-boostconverter topology(5). Unlike the conventional convertersreported in references (1-4), the buck-boost SIMOconverter(5) can achieve step-up and step-down conversionby using only one inductor. However, the outputs arenegative voltages though the buck-boost SIMO converter(5)can drive multi-color LEDs effectively. Therefore, theapplications field of the buck-boost SIMO converter islimited.As distinct from above-mentioned DC-DC converterscontaining magnetic components, multi-output DC-DCconverters designed by switched-capacitor (SC) techniqueshave been proposed recently. The SC DC-DC converter canbe realized without the use of magnetic components.Therefore, the SC converter can reduce not only circuit sizebut also effects of the electromagnetic interference (EMI),though the conversion ratio of the SC converter isIn this paper, we propose a single-input dual-output(SIDO) DC-DC converter designed by switched capacitor(SC) techniques. Unlike conventional SC converters, theproposed converter can provide nine kinds of two steppedup and/or stepped-down output voltages without changingcircuit topology. This paper also presents a novel analysismethod to estimate properties of the SC SIDO converters,because few studies have been done on the theoreticalanalysis of the multi-output SC converters. Unlike thetraditional state-space averaging method, the proposedmethod can derive the power efficiency and output voltageswithout complex matrix calculations. The simulationprogram with integrated circuit emphasis (SPICE)simulation shows the following results: (1) more than 82%efficiency is obtained over a range of output power from0.1W to 1W with conversion ratios of 1/2 and 3/2 and (2)the proposed analysis method will be helpful to estimate thepower efficiency and output voltages of the SC SIDOconverter, because theoretical results are in good agreementwith SPICE simulated results. Furthermore, experiment ona breadboard shows the validity of the proposed SC SIDOtopology.Keywords: switched capacitor circuits, DC-DC converters,single-input dual-output, step-up/step-down converters.1. IntroductionIn mobile consumer products, power supplies atdifferent voltage and/or current levels are required to drivesome circuit units. To generate multiple outputs at differentvoltage levels from a single DC supply, several DC powerdistributed systems have been used: low dropped regulatorDOI: 10.12792/iciae2015.038201 2015 The Institute of Industrial Applications Engineers, Japan.
predetermined by circuit topology. In previous studies,Suzuki et al. proposed a serial fix type DC-DC converter(6)designed by SC techniques. However, the serial fix typeconverter provides only the stepped-down voltages, Vin/N(N 1,2,3, ). Of course, as reported in the reference [7],the conventional converter can generate stepped-upvoltages by swapping the input and output terminals.However, the serial fix type converter cannot controlconversion ratios without changing circuit topology. Hua etal. suggested a single-input dual-output (SIDO) DC-DCconverter for energy harvesting applications(8). By using acharge pump(9), the SIDO converter reported in reference(8) can provide stepped-up voltages from a small inputvoltage. However, the conversion ratios of the conventionalSIDO converter reported in reference (8) are only 2x and 3x.Chen et al. proposed an SC SIDO converter employingpseudo-three phase swap-and-cross control(10). Byconnecting series-parallel type converters(11) in parallel, theconventional converter reported in reference (10) achievesstep-up and step-down conversion. However, the circuitsize becomes large, because two converters are required toachieve step-up/step-down conversion.In this paper, we propose an SIDO step-up/step-downconverter designed by SC techniques. The proposed SIDOconverter consists of 15 transistor switches and 3 capacitors.Unlike conventional SC converters(6-11), the proposedconverter can offer nine kinds of two stepped-up/stepped-down outputs: Vin/3 and 2Vin/3, Vin/3 and Vin, 2Vin/3and Vin, Vin/2 and Vin, Vin and 3Vin/2, Vin/2 and 3Vin/2, Vinand 2Vin, Vin and 3Vin, and 2Vin and 3Vin. This paper alsopresents a novel analysis method to estimate properties ofthe SC SIDO converters, because few studies have beendone on the theoretical analysis of the SC SIDO converters.In the traditional theoretical analysis of SC DC-DCconverters, the state-space averaging method has beencommonly used(12, 13). However, the state-space averagingmethod requires complex matrix calculations. By assuminga five-terminal equivalent circuit, the proposed methodderives the power efficiency and output voltages withoutcomplex matrix calculations. To confirm the validity of theproposed converter, simulation program with integratedcircuit emphasis (SPICE) simulations, theoretical analysis,and experiments are performed.The rest of this paper is organized as follows. In Section2, the circuit configuration of the conventional SC SIDOconverter and the proposed SC SIDO converter is presented.In Section 3, the property of the proposed converter isanalyzed by the proposed analysis method. Simulationresults and experimental results are shown in Sections 4 and5, respectively. Finally, conclusion and future work aredrawn in Section 6.Fig. 1.Conventional dual-output SC DC-DC converter.2. Circuit Configuration2.1Conventional ConverterFigure 1 shows an example of the conventionalmulti-output SC converter. The converter of figure 1 isbased on the serial fix type converter(6) proposed by Suzukiet al. The conventional converter consists of six transistorswitches and four capacitors, where transistor switches S1,j,S2,j, and S3,j (j 1, 2) are driven by non-overlapped threephase clock pulses. By controlling theses transistorswitches, the conventional converter of figure 1 offers thefollowing stepped-down voltages: 1 Vout1 Vin 3 and 2 Vout2 Vin . 3 (1)In the conventional converter, a fly-capacitor C4 shuttleselectric charge among the three voltage regions: Vin/3,2Vin/3 and Vin. Of course, by swapping the input and outputterminals, the conventional converter can generate steppedup and/or stepped-down voltages. However, the conversionratios of the conventional multi-output SC converter arepredetermined by the circuit topology. For this reason, theapplication filed of the conventional converter is limited.2.2Proposed ConverterFigure 2 shows the proposed SC SIDO converter. Theproposed SIDO converter provides stepped-up and/or202
stepped-down voltages as follows: s Vout1 1 Vin r wheres1 s2and s Vout2 2 Vin , r controlling S3,j, S4,j, and S5,j, the conversion ratios s1/r ands2/r are determined. Concretely, the proposed SIDOconverter of figure 2 (b) can offer the output voltages, Vout1,Vout2 {Vin/3, Vin/2, 2Vin/3, Vin, 3Vin/2, 2Vin, 3Vin}, withoutchanging circuit topology.(2)(r, s1, s2 {1,2, ., N}).Fig. 3.Proposed equivalent circuit.3. Theoretical Analysis(a) General form.To save space, the property of the proposed SIDOconverter is analyzed in conversion ratios of 1/2 and 3/2theoretically. By assuming a five-terminal equivalent circuitas shown in figure 3, the proposed analysis method isperformed, because it is known that the general equivalentcircuit of the single-input single-output SC DC-DCconverter can be expressed by a four-terminal circuit(14). Infigure 3, Rsc1, Rsc2, and Rsc3 are called the SC resistance andm1 and m2 are the conversion ratio of ideal transformers.Unlike the state-space averaging method(12, 13), the proposedanalysis method derives these parameters frominstantaneous equivalent circuits of the SC SIDO converterwithout complex matrix calculations.Figure 4 shows the instantaneous equivalent circuits ofthe proposed SIDO converter of figure 2 (b). In figure 4,Ron denotes the on-resistance of the transistor switch. In thesteady state, the differential value of electric charges in Ck(k 1, 2, 3) satisfies the following equations:(b) Three stages (N 3).Fig. 2.Proposed SC SIDO converter.3 qTkFor easy understanding, let’s discuss the simplestexample of the proposed SIDO converter. Figure 2 showsan example of the proposed SIDO converter. In figure 2 (b),clock pulses for the transistor switch S1,j (j 1, 2, 3) arenon-overlapped three phase pulses and clock pulses for S2,jare set to inverted pulses of S1,j. According to theconversion ratios s1/r and s2/r in (2), the transistor switchesS3,j, S4,j, and S5,j are driven by clock pulses obtained byshifting the clock pulse of S1,j cyclically. In other words, byii 1 0,(3)where ΔqTik ((i 1, 2, 3) and (k 1,2, 3)) denotes the electriccharge of the k-th capacitor in the case of State-Ti. Theinterval of State-Ti satisfies the following conditions:3T TiandT1 T2 T3 ,(4)i 1where T is a period of the clock pulse and Ti (i 1, 2, 3) is203
the interval of State-Ti. In State-T1, the differential values ofelectric charges in the input Vin and the outputs Vout1 andVout2, ΔqT1,Vin, ΔqT1,Vout1 and ΔqT1,Vout2, are expressed as qT1 ,Vin qT21 qT2 ,Vin qT32 qT12 , qT2 ,Vout 1 qT22 qT32 , qT31 ,and qT1 ,Vout 1 qT11 qT21 ,and(5)(6) qT2 ,Vout 2 qT12 .In State-T3, ΔqT3,Vin, ΔqT3,Vout1 and ΔqT3,Vout2, are expressed as qT1 ,Vout 2 qT31 . qT3 ,Vin qT13 qT23 , qT3 ,Vout 1 qT33 qT13 ,and(7) qT3 ,Vout 2 qT23 .Furthermore, the following conditions are satisfied, becausethe instantaneous equivalent circuits have symmetricalstructure as shown in figure 4. qT1 ,Vin qT2 ,Vin qT3 ,Vin , qT1 ,Vout 1 qT2 ,Vout 1 qT3 ,Vout 1 ,(a) State-T1. qT1 ,Vout 2 qT2 ,Vout 2 qT3 ,Vout 2 , qT21 qT32 qT13 ,(8) qT31 qT12 qT23 ,and qT11 qT22 qT33 .Using (5)-(7), the average input current and the averageoutput currents can be expressed as(b) State-T2.I in qVinI out1 and qVout 1T qVout 2T qTi ,Vini 1T,3 qTi ,Vout 1i 1T ,3 qTi ,Vout 2i 1T (9).In (9), ΔqVin, ΔqVout1, and ΔqVout2 are electric charges in Vin,Vout1, and Vout2, respectively. Substituting (3)-(8) into (9),we have the relation between the average input current andthe average output currents as follows:(c) State-T3.Fig. 4.I out2 T3 Instantaneous equivalent circuits with conversionratios of 1/2 and 3/2.13I in I out1 I out2 .(10)22From (10), the conversion ratios in figure 3 are obtained asm1 1/2 and m2 3/2.Next, in order to derive the SC resistances RSC1, RSC2,In State-T2, the differential values of electric charges inthe input Vin and the outputs Vout1 and Vout2, ΔqT2,Vin,ΔqT2,Vout1 and ΔqT2,Vout2, are expressed as204
and RSC3, the consumed energy in one period is discussed.From figure 4 (a), the consumed energy WT can beexpressed aswhere3WT WTi 3WT1 , Vin2 Vx1 RL1,RSC1 RL1Vout1,1 Vout2,1 i 1whereWT1 q Ron q Ron q 1 2T1T1 22 qT31T1 q 2 2T1T1(11)Ron andT1 Vin 2 RSC3RSC3 RSC1 RL1 // RSC 2 RL 2 RonVout2 Vout1, 2 Vout2, 2 ,2T1 ,VinwhereRon .T1Vout1, 2 Vin Vx 2 RL 2WT1 7 qVout 1 Ron 4T 19 qVout 23 qVout 1 qVout 24T RVout2, 2 2(12)on .4THere, the consumed energy WT of the five-terminalequivalent circuit shown in figure 3 is obtained as 2Vx 2 RSC1 RL1 // RSC3 Vin RSC2 RL 2 RSC1 RL1 // RSC3 2 2RL1 RL 2 2 RSC1 RL1 RSC2 RL2 2 RSC3 1 2 RSC3 I out1 I out2 T , qV .out 1 ,(17)3 RSC1 RL1 2 RSC3.RSC 2 2 RSC3 RL 2T RSC 2 RSC3 2RSC3where2 RSC1 RSC3 ,Furthermore, the power efficiency η of the proposed SIDOconverter is obtained asWT RSC1 I out1 T RSC 2 I out2 T RSC 2 RL 2Ronand(16) Vx 2 RL1,RSC1 RL1Using (3)-(8), (11) is rewritten as22 Vx1 RL 2,RSC 2 RL 2and2T1 ,Vout 1Vx1 Vin qVout 1 qV 2out 2T qVout 2 .(13)TTherefore, from (12) and (13), we have the SC resistancesas follows:3Ron . (14)4By combining (10) and (14), the equivalent circuit of theproposed SIDO converter can be expressed by figure 5,where RL1 and RL2 are output loads.From figure 5, the power efficiency and the outputRSC1 Ron , RSC 2 4 Ron ,and RSC3 Fig. 5.voltages of the proposed SIDO converter can be derived.By using a principle of superposition, we have the outputvoltages Vout1 and Vout2 as follows:Vout1 Vout1,1 Vout2,1 ,Equivalent circuit of the SC SIDO converter withconversion ratios of 1/2 and 3/2.4. SimulationsTo confirm the validity of theoretical analysis,(15)205
properties of the proposed SIDO converter are investigatedby SPICE simulations. The SPICE simulations areperformed under conditions that Vin 3.7V, C1 C2 C3 Cout1 Cout2 1μF, Ron 1Ω, T 1.5μs and RL RL1 RL2,where Cout1 and Cout2 are output capacitors connecting theoutput terminals. In the SPICE simulations, the property ofthe proposed converter is compared with that of theconventional serial fix type converter shown in figure 1.Table 1.Timing of clock pulses for conversion ratios of1/2 and 3/2.StateOnOffT1S1,1, S2,2, S2,3, S3,2, S4,1, S5,3OthersT2S1,2, S2,3, S2,1, S3,3, S4,2, S5,1OthersT3S1,3, S2,1, S2,2, S3,1, S4,3, S5,2Others(a) Power efficiency as a function of the output load.(a) Output voltages as a function of the output load.(b) Power efficiency as a function of the output power.Fig. 7.Figure 6 shows the simulated output voltages withconversion ratios of 1/2 and 3/2. In figure 6, the clock pulseof the proposed converter was set to as shown in Table 1.On the other hand, in the conventional converter of figure 1,(b) Output voltages as a function of the output power.Fig. 6.Power efficiency of the proposed SIDO converter.Output voltages of the proposed SIDO converter.206
the input terminal Vin and the output terminals Vout1 andVout2 are set to the terminal b, a, and c, respectively. Infigures 6 (a) and (b), the solid lines show the theoreticalresults obtained by (15) and (16). As figure 6 shows, thetheoretical results are in good agreement with the SPICEsimulated results. Therefore, the validity of (15) and (16)can be confirmed. Furthermore, unlike the conventionalSIDO converter shown in figure 1, the proposed SIDOconverter can provide not only a stepped-down voltage butalso a stepped-up voltage without changing circuittopology.Figure 7 shows the simulated power efficiency withconversion ratios of 1/2 and 3/2. In figures 7 (a) and (b), thesolid lines show the theoretical results obtained by (17). Asfigure 7 shows, theoretical results agree well with SPICEsimulated results. From figures 6 and 7, the validity of thetheoretical analysis can be confirmed. The derivedtheoretical equations will be helpful to estimate theproperties of the proposed SC SIDO converter. Furthermore,as figure 7 shows, the proposed converter can improve thepower efficiency more than 3% from the conventionalconverter when the output load is 100Ω. The proposedconverter can achieve more than 82% efficiency over arange of output power from 0.1W to 1W.Fig. 8.Figure 9 shows the measured output voltages of theproposed SC SIDO converter, where the 1/2x and 3/2xconversion ratios are realized. In figure 9, the measuredoutput voltages are 1.84V and 5.53V, where the idealoutputs are 1.85V and 5.55. Figure 10 shows the measuredoutput voltages with conversion ratios of 1/3 and 2/3. Infigure 10, the measured output voltages are 1.23V and2.46V, where the ideal outputs are 1.23V and 2.47. Asfigures 9 and 10 shows, the proposed converter can controlconversion ratios without changing circuit topology. Fromfigures 9 and 10, the validity of the proposed SC SIDOtopology can be confirmed.Fig. 9.Measured outputs with conversion ratios of 1/2and 3/2.Fig. 10.Measured outputs with conversion ratios of 1/3and 2/3.Experimental circuit.5. ExperimentFigure 8 shows the photograph of the experimentalcircuit. The experimental circuit of figure 8 was built withcommercially available ICs AQV212 and TD62004APG ona bread board, where Vin 3.7V, C1 C2 C3 Cout1 Cout2 10μF, T 1.5ms and RL1 RL2 10kΩ. In the experiments,we focused on the verification of the circuit topology,because the experimental circuit was built withcommercially available ICs on a bread board.6. ConclusionsAn SC SIDO DC-DC converter and its analysis methodhave been proposed in this paper. Concerning the proposedconverter, SPICE simulations, theoretical analysis, andexperiments were performed to confirm the validity of thecircuit design.207
Ueno : “A new serial fix type switched-capacitorDC-DC converter with a low ripple input-current”,29th Annual IEEE Power Electronics SpecialistsConference, pp.1517-1522, 1998(7) Kei Eguchi, Ichirou Oota, Shinya Terada, andHongbing Zhu : “Synthesis and analysis of aswitched-capacitor-based battery equalizer using levelshift circuits”, International Journal of IntelligentEngineering and Systems, Vol.5, No.4, pp.1-9, 2012(8) Zhe Hua, Hoi Lee, and Xiwen Zhang : “Anauto-reconfigurable dual-output SC DC-DC regulatorwith sub-harmonic fixed on-time control for ymposium on Circuits and Systems (ISCAS),pp.1472-1475, 2013(9) Kei Eguchi, Kuniaki Fujimoto, and Hirofumi Sasaki :“A hybrid input charge-pump using micropowerthermoelectric generators”, IEEJ Trans. on Electricaland Electronic Engineering, Vol.7, No.4, pp.415-422,2012(10) Chia-Min Chen, Chun-Yen Chiang, Chen-Cheng Du,Fang-Ting Chou, and Chung-Chih Hung : “Dual-outputswitched-capacitor DC-DC converter with peseudothree-phase swap-and-cross control and amplitudemodulation mechanism”, IEEE Asian Solid-StateCircuits Conference, pp.57-60, 2013(11) Yuval Beck and Sigmond Singer : “Capacitivetransposed series-parallel topology with fine tuningcapabilities”, IEEE Trans. on Circuits and Systems I,Vol.58, Issue 1, pp.51-61, 2011(12) Madan M. Jalla, Ali Emadi, Geoffrey A. Williamson,and Babak Fahimi : “Real time state estimation ofmulti-converter more electric ship power systems usingthe generalized state space averaging method”, 30thAnnual Conference of IEEE Industrial ElectronicsSociety, Vol.2, pp. 1514-1519, 2004(13) Sihun Yang, Kenta Goto, Yasutaka Imamura, andMasahito Shoyama : “Dynamic characteristics modelof bi-directional DC-DC converter using state-spaceaveraging method”, IEEE 34th InternationalTelecommunications Energy Conference, pp.1-5, 2012(14) Kei Eguchi, Prasit Julsereewong, AmphawanJulsereewong, Kuniaki Fujimoto, and HirofumiSasaki : “A Dickson-type adder/subtractor DC-DCconverter realizing step-up/step-down conversion”,International Journal of Innovative Computing,Information and Control, Vol.9, No.1, pp.123-138,2013The results of this study are as follows: (1) Withoutchanging circuit topology, not only a stepped-down voltagebut also a stepped-up voltage was offered by the proposedSIDO converter; (2) the proposed converter improvedpower efficiency more than 3% from the serial fix typeconverter when the output load was 100Ω. Furthermore,more than 82% efficiency was obtained over a range ofoutput power from 0.1W to 1W with conversion ratios of1/2 and 3/2; and (3) handy theoretical equations to estimateproperties of the proposed SIDO converter were obtainedby using a five-terminal equivalent circuit. The theoreticalresults were in good agreement with SPICE simulatedresults.The detailed experiment of the proposed converter is leftto a future study.AcknowledgmentThis work was supported by JSPS KAKENHI GrantNumber 24531193.References(1) Pradipta Patra, Amit Patra and Debaprasad Kastha :“On-chip implementation of a multi-output voltageregulator based on single inductor buck convertertopology”, 20th International Conference on VLSIDesign, pp. 935-940, 2007(2) Jaya Deepti Dasika, Behrooz Bahrani, MaryamSaeedifard, Alireza Karimi, and Alfred Rufer :“Multivariable control of single-inductor dual-outputbuck converters”, IEEE Trans. on Power Electronics,Vol. 29, No. 4, pp. 2061-2070, 2014(3) Olive Ray, Anil Prasad Josyula, and Santanu Mishra :“A multi-port DC-DC converter topology withsimultaneous buck and boost outputs”, IEEEInternational Symposium on Industrial Electronics(ISIE), pp.1-6, 2013(4) Olive Ray, Anil Prasad Josyula, Santanu Mishra, andAvinash Joshi : “Integrated dual-output converter”,IEEE Trans. on Industrial Electronics, 2014 (IEEEEarly Access Articles)(5) Stefan Dietrich, Sebastian Strache, Lukas Lohaus, RalfWunderlich, and Stefan Heinen : “A capacitor-freesingle-inductor multiple-output LED driver”, 39thAnnual Conference of the IEEE Industrial ElectronicsSociety, pp. 6034-6039, 2013(6) Shoji Suzuki, Ichirou Oota, Noriaki Hara, and Fumio208
Fig. 1. Conventional dual-output SC DC-DC converter. 2. Circuit Configuration 2.1 Conventional Converter Figure 1 shows an example of the conventional multi-output SC converter. The converter of figure 1 is based on the serial fix type converter(6) proposed by Suzuki et al. The conventional converter consists of six transistor
10 VIN10 Input of high current output switch 11 VIN11 Input of high current output switch 12 VIN12 Input of high current output switch 13 VIN13 Input of high current output switch 14 VIN14 Input of high current output switch 15 VIN15 Input of high current output switch 16 VIN16 Input of high current outp
NxM ("N by M") switch ! Often N M ! Goals " High throughput ! Best is MIN(sum of inputs, sum of outputs) " Avoid contention " Good scalability ! Linear size/cost growth Input Port Input Port Input Port Input Port Input Port Input Port Output Port Output Port Output Port Output Port Output Port Output Port Switch Fabric
500 100/120V ac 1746-IA16 Input 16 120V ac Input 15 101 200/240V ac 1746-IM4 Input 4 240V ac Input 15 301 200/240V ac 1746-IM8 Input 8 240V ac Input 15 501 200/240V ac 1746-IM16 Input 16 240V ac Input 15 2703 100/120V ac 1746-OA8 Output 8 120/240V ac Output 17
IN(X) 2, 4 2, 4 Input non-inverting op amp input terminal IN(X)- 1, 5 1, 5 Input inverting op amp input terminal OUT(X) 11, 7 13, 9 Output Op amp output OTF/SH_DN 3 3 Input/output Over temperature flag and Shutdown (see Table 1 for truth table) VCC_O(X) 8, 10 10, 12 Input Out
JMP is interactive, comprehensive, visual software from SAS. It . Reader Input Input & Output Inquiry Report Sales Report Output Output Store System Inventory Database CRUD Logical File Interface Input & Output Cash Register Input Bar Code Label Maker Output Output Cas
Ł MCP4902: Dual 8-Bit Voltage Output DAC Ł MCP4912: Dual 10-Bit Voltage Output DAC Ł MCP4922: Dual 12-Bit Voltage Output DAC Ł Rail-to-Rail Output Ł SPI Interface with 20 MHz Clock Support Ł Simultaneous Latching of the Dual DACs with LDAC pin Ł Selectable Unity or 2x Gain Output Ł External Voltage Reference Inputs Ł External .
8 bit voltage output DAC Programmable Input / Output Line Programmable Input / Output Line Programmable Input / Output Line Programmable Input / Output Line LM740 Page 3 of 8 44(0) 207 428 2647 www.lm-technologies.com sales@lm-technologies.com ANT Balun BFP DC / DC Converter & Charger X'tal 26Mhz VDD 1V8 SPI Charger Input 4.5V - 6.5V .
9 9 9 OUT2 Driver Output 2 Output 3 3 3 GNDP Power Ground. Connect to ground plane (GND). GND 7 7 7 V18 LDO Output Pin. Connect 1μF from V18to GND. Output 4 — 4 IN1 CMOS PWM Input 1 Logic Input — 5 — ENBL Enable Logic Input Logic Input 5 — 5 IN2 CMOS PWM Input 2 Logic Input MAX22201/MAX22202/ MAX22207 36V, 3.5A Brushed Motor Driver with
