MA11212 18-Bit, Single-Channel, Ultra-Low Power, Delta .
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceGeneral DescriptionThe MAX11212 is an ultra-low power ( 300FA maxactive current), high-resolution, serial-output ADC. Thisdevice provides the highest resolution per unit powerin the industry, and is optimized for applications thatrequire very high dynamic range with low power such assensors on a 4mA to 20mA industrial control loop. TheMAX11212 provides a high-accuracy internal oscillatorthat requires no external components.When used with the specified data rates, the internaldigital filter provides more than 80dB rejection of 50Hz or60Hz line noise. The MAX11212 provides a simple 2-wireserial interface in the space-saving, 10-pin FMAXM package. The MAX11212 operates over the -40NC to 85NCtemperature range.ApplicationsSensor Measurement (Temperature andPressure)Portable InstrumentationFeaturesS 18-Bit Full-Scale ResolutionS 720nVRMS Noise (MAX11212B)S 3ppm INLS No Missing CodesS Ultra-Low-Power DissipationOperating-Mode Current Drain 300µA (max)Sleep-Mode Current Drain 0.1µAS 2.7V to 3.6V Analog Supply Voltage RangeS 1.7V to 3.6V Digital and I/O Supply Voltage RangeS Fully Differential Signal InputsS Fully Differential Reference InputsS Internal System Clock2.4576MHz (MAX11212A)2.2528MHz (MAX11212B)S External ClockS Serial 2-Wire Interface (Clock Input and DataOutput)S On-Demand Offset and Gain Self-CalibrationBattery ApplicationsS -40 C to 85 C Operating Temperature RangeWeigh ScalesS 2kV ESD ProtectionS Lead(Pb)-Free and RoHS-Compliant µMAXPackageOrdering InformationPARTPIN-PACKAGEOUTPUT RATE(sps)MAX11212AEUB *10 FMAX120MAX11212BEUB 10 FMAX13.75Note: All devices are specified over the -40 C to 85 C operating temperature range. Denotes a lead(Pb)-free/RoHS-compliant package.*Future product—contact factory for availability.Selector GuideRESOLUTION(BITS)4-WIRE SPI, 16-PIN QSOP,PROGRAMMABLE GAIN4-WIRE SPI,16-PIN QSOP2-WIRE SERIAL,10-PIN μMAX24MAX11210MAX11200MAX11201 (with buffers)MAX11202 (without 11MAX1121216MAX11213MAX11203MAX11205µMAX is a registered trademark of Maxim Integrated Products, Inc.For pricing, delivery, and ordering information, please contact Maxim Directat 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.19-5247; Rev 0; 4/10
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceABSOLUTE MAXIMUM RATINGSAny Pin to GND.-0.3V to 3.9VAVDD to GND.-0.3V to 3.9VDVDD to GND.-0.3V to 3.9VAnalog Inputs (AINP, AINN, REFP, REFN)to GND . -0.3V to (VAVDD 0.3V)Digital Inputs and Digital Outputsto GND . -0.3V to (VDVDD 0.3V)ESDHB (AVDD, AINP, AINN, REFP, REFN, DVDD, CLK, SCLK,RDY/DOUT, GND) . Q2kV (Note 1)Continuous Power Dissipation (TA 70NC)10-Pin FMAX (derate 5.6mW/NC above 70NC).444mWOperating Temperature Range. -40NC to 85NCJunction Temperature. 150NCStorage Temperature Range. -55NC to 150NCLead Temperature (soldering, 10s). 300NCSoldering Temperature (reflow). 260NCNote 1: Human Body Model to specification MIL-STD-883 Method 3015.7.Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functionaloperation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolutemaximum rating conditions for extended periods may affect device reliability.ELECTRICAL CHARACTERISTICS(VAVDD 3.6V, VDVDD 1.8V, VREFP - VREFN VAVDD; internal clock, TA TMIN to TMAX, unless otherwise noted. Typical valuesare at TA 25NC under normal conditions, unless otherwise noted.)PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITSADC PERFORMANCENoise-Free ResolutionThermal Noise (Notes 2, 3)Integral NonlinearityZero ErrorNFRVNINLVOFF(Notes 2, 3)18MAX11212A2.1MAX11212B0.72(Note 4)-10After calibration, VREFP - VREFN 2.5V-20Zero Drift1BitsFVRMS 10ppmFSR 20ppmFSR50Full-Scale ErrorAfter calibration, VREFP - VREFN 2.5V(Note 5)-35AVDD DC rejection7080DVDD DC rejection90100DC rejection9012350Hz/60Hz rejection MAX11212A9050Hz/60Hz rejection MAX11212B144Full-Scale Error Drift3nV/NC 35ppmFSR0.05Power-Supply RejectionppmFSR/NCdBANALOG INPUTS/REFERENCE INPUTSCommon-Mode RejectionCMRdBNormal-Mode 50Hz RejectionNMR50MAX11212B (Note 6)6580.5Normal-Mode 60Hz RejectionNMR60MAX11212B (Note 6)7387Common-Mode Voltage RangeGNDDC Input LeakageGND 30mVHigh input voltageVAVDD 30mVSleep mode (Note 2)dBVAVDDLow input voltageAbsolute Input VoltagedBVV 1FAAIN Dynamic Input Current5FAREF Dynamic Input Current7.5FAAIN Input Capacitance10pF2Maxim Integrated
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceELECTRICAL CHARACTERISTICS (continued)(VAVDD 3.6V, VDVDD 1.8V, VREFP - VREFN VAVDD; internal clock, TA TMIN to TMAX, unless otherwise noted. Typical valuesare at TA 25NC under normal conditions, unless otherwise noted.)PARAMETERSYMBOLCONDITIONSMINREF Input CapacitanceTYPVAINP - VAINNAIN Voltage Range-VREFREF Voltage RangeInput Sampling RateMAX15fSREF Sampling 25Input leakage current 1UNITSpF VREFVVAVDDVkHzkHzLOGIC INPUTS (SCLK, CLK)Input CurrentInput Low VoltageVILInput High VoltageVIHInput Hysteresis0.7 xVDVDDVHYSExternal ClockFA0.3 C OUTPUTS (RDY/DOUT)Output Low LevelVOLIOL 1mA; also tested for VDVDD 3.6VOutput High LevelVOHIOH 1mA; also tested for VDVDD 3.6VFloating State Leakage Current0.40.9 xVDVDDOutput leakage currentFloating State OutputCapacitanceVV 10FA9pFPOWER REQUIREMENTSAnalog Supply VoltageAVDD2.73.6VDigital Supply VoltageDVDD1.73.6V300FATotal Operating CurrentAVDD DVDD230DVDD Operating Current4560FAAVDD Operating Current185245FAAVDD Sleep Current0.42FADVDD Sleep Current0.352FA5MHz2-WIRE SERIAL-INTERFACE TIMING CHARACTERISITCSSCLK FrequencyfSCLKSCLK Pulse Width Lowt160/40 duty cycle 5MHz clock80nsSCLK Pulse Width Hight240/60 duty cycle 5MHz clock80nsSCLK Rising Edge to Data ValidTransition Timet3Maxim Integrated40ns3
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceELECTRICAL CHARACTERISTICS (continued)(VAVDD 3.6V, VDVDD 1.8V, VREFP - VREFN VAVDD; internal clock, TA TMIN to TMAX, unless otherwise noted. Typical valuesare at TA 25NC under normal conditions, unless otherwise noted.)PARAMETERSYMBOLSCLK Rising Edge Data HoldTimet4RDY/DOUT Fall to SCLK RisingEdget5Next Data Update Time; No ReadAllowedt6Data Conversion Timet7Data Ready Time After CalibrationStarts (CAL CNV)t8SCLK High After RDY/DOUTGoes Low to Activate Sleep Modet9Time From RDY/DOUT Lowto SCLK High for Sleep ModeActivationt10Data Ready Time After Wake-Upfrom Sleep Modet11Data Ready Time After Calibrationfrom Sleep Mode Wake-Up (CAL CNV)t12NoteNoteNoteNote42:3:4:5:CONDITIONSAllows for positive edge data B256.2msmsmsmsThese specifications are not fully tested and are guaranteed by design and/or characterization.VAINP VAINN.ppmFSR is parts per million of full-scale range.Positive full-scale error includes zero-scale errors.Maxim Integrated
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceTypical Operating Characteristics(VAVDD 3.6V, VDVDD 1.8V, VREFP - VREFN VAVDD; internal clock; TA TMIN to TMAX, unless otherwise noted. Typical valuesare at TA 25NC.)TA 85 CTA 25 C160TA -45 C220180TA 25 C160TA -45 C1401401201201002.853.003.153.303.450.40.2TA 25 CTA -45 CTA 85 C02.702.853.003.153.303.453.602.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6AVDD VOLTAGE (V)ACTIVE SUPPLY CURRENTvs. TEMPERATURE (MAX11212A)ACTIVE SUPPLY CURRENTvs. TEMPERATURE (MAX11212B)SLEEP CURRENT vs. TEMPERATURE(MAX11212A/MAX11212B)2500.8VAVDD 3.6V150200CURRENT (µA)CURRENT (µA)TOTALVAVDD 3.6V150MAX11212 toc061.0MAX11212 toc05300100VAVDD 3.6VVDVDD 1.8V0.60.4100VDVDD 1.8V50VDVDD 1535557595-45-25-515355575TEMPERATURE ( C)TEMPERATURE ( C)TEMPERATURE ( C)DIGITAL ACTIVE CURRENTvs. DVDD VOLTAGEDIGITAL SLEEP CURRENT vs. DVDDVOLTAGE (MAX11212A/MAX11212B)INTERNAL OSCILLATOR FREQUENCYvs. TEMPERATURE908070MAX11212B2.0TA 25 C1.51.095MAX11212 toc09TA -45 CVDVDD 1.8VVAVDD 3.0V2.5FREQUENCY (MHz)MAX11212A2.52.6MAX11212 toc08110VAVDD 3.6VCURRENT (µA)VAVDD 3.6VTA 85 C, 25 C, -45 C1003.0MAX11212 toc07-45CURRENT (µA)0.6AVDD VOLTAGE (V)TOTAL2003.60MAX11212 toc042501200.8AVDD VOLTAGE (V)300130VDVDD 1.8V1002.70CURRENT (µA)TA 85 C200CURRENT (µA)CURRENT (µA)180VDVDD 1.8VCURRENT (µA)2201.0MAX11212 toc02VDVDD 1.8V200240MAX11212 toc01240ANALOG SLEEP CURRENT vs. AVDDVOLTAGE (MAX11212A/MAX11212B)ANALOG ACTIVE CURRENTvs. AVDD VOLTAGE (MAX11212B)MAX11212 toc03ANALOG ACTIVE CURRENTvs. AVDD VOLTAGE (MAX11212A)MAX11212A2.42.3MAX11212B2.2TA 85 C600.5502.10401.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6DVDD VOLTAGE (V)Maxim Integrated2.01.7 1.9 2.1 2.3 2.5 2.7 2.9 3.1 3.3 3.5DVDD VOLTAGE (V)-45-25-51535557595TEMPERATURE ( C)5
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceTypical Operating Characteristics (continued)(VAVDD 3.6V, VDVDD 1.8V, VREFP - VREFN VAVDD; internal clock; TA TMIN to TMAX, unless otherwise noted. Typical valuesare at TA 25NC.)OFFSET ERROR vs. 03.153.303.45TA 85 CTA -45 C1.52.02.53.03.5-4515355575FULL-SCALE ERROR vs. TEMPERATURE(MAX11212A/MAX11212B)PSRR vs. FREQUENCY(MAX11212A)TA 25 C0-2-4TA -45 C-6-8 FS ERROR60-2.5 -2.0 -1.5 -1.0 -0.5 0-20-40420-2-4-60-80VAVDD-100-6-FS ERRORVDVDD-120-8-140-450.5 1.0 1.5 2.0 2.595MAX11212 toc15VREF 2.5V8MAX11212 toc1410-10-10-25-5153555751101001k10k100kINPUT VOLTAGE (V)TEMPERATURE ( C)FREQUENCY (Hz)PSRR vs. FREQUENCY(MAX11212B)CMRR vs. FREQUENCY(MAX11212A/MAX11212B)NORMAL-MODE FREQUENCY RESPONSE(MAX11212A)-20-20-60VAVDD-100-40GAIN (dB)-40CMRR NCY (Hz)10k100k-60-80-100-120MAX11212B-14010MAX11212 toc18-200MAX11212 toc170MAX11212 toc1601-5INTEGRAL NONLINEARITY vs. INPUTVOLTAGE (MAX11212A/MAX11212B)2-120-25TEMPERATURE ( C)TA 85 C-801.004.0PSRR (dB)41.5VREF VOLTAGE (V)NORMALIZED FULL-SCALE ERROR (ppmFSR)62.0AVDD VOLTAGE (V)VAVDD 3.0VVDVDD 1.8VVREF 2.5VVIN(CM) 1.5V8CALIBRATED AT 25 C0.51.03.60MAX11212 toc1310INL (ppmFSR)0.5-1.02.70PSRR (dB)1.0-0.52.16TA 25 C02.5MAX11212 toc121.5OFFSET ERROR (ppmFSR)FREQUENCY (MHz)MAX11212AVREF VREFP - VREFNOFFSET ERROR (ppmFSR)VDVDD 1.8V2.52.0MAX11212 toc102.6OFFSET ERROR vs. TEMPERATURE(MAX11212A/MAX11212B)MAX11212 toc11INTERNAL OSCILLATOR FREQUENCYvs. AVDD VOLTAGE-1401101001kFREQUENCY (Hz)10k100k1101001kFREQUENCY (Hz)Maxim Integrated
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceTypical Operating Characteristics (continued)(VAVDD 3.6V, VDVDD 1.8V, VREFP - VREFN VAVDD; internal clock; TA TMIN to TMAX, unless otherwise noted. Typical valuesare at TA 25NC.)NORMAL-MODE REJECTION OF 50Hz TO 60Hz(MAX11212B)NORMAL-MODE FREQUENCY RESPONSE(MAX11212B)-20-20-40GAIN (dB)-40GAIN (dB)MAX11212 toc200MAX11212 1k45FREQUENCY (Hz)5055606570FREQUENCY (Hz)Functional DiagramTIMINGAVDDCLOCK GENERATORCLKDIGITAL LOGICAND FNMaxim Integrated3RD-ORDERDELTA-SIGMAMODULATORDIGITAL FILTER(SINC4)RDY/DOUTMAX112127
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfacePin ConfigurationTOP VIEW GND 110 /DOUTµMAXPin DescriptionPINNAME1GNDGround. Ground reference for analog and digital circuitry.2REFPDifferential Reference Positive Input. REFP must be more positive than REFN. Connect REFP to a voltagebetween AVDD and GND.3REFNDifferential Reference Negative Input. REFN must be more negative than REFP. Connect REFN to a voltagebetween AVDD and GND.4AINNNegative Fully Differential Analog Input5AINPPositive Fully Differential Analog Input6AVDDAnalog Supply Voltage. Connect a supply voltage between 2.7V to 3.6V with respect to GND.7DVDDDigital Supply Voltage. Connect a digital supply voltage between 1.7V to 3.6V with respect to GND.89108FUNCTIONData-Ready Output/Serial-Data Output. This output serves a dual function. In addition to the serial-data outputRDY/DOUT function, the RDY/DOUT also indicates that the data is ready when the RDY is logic-low. RDY/DOUT changeson the falling edge of SCLK.SCLKCLKSerial-Clock Input. Apply an external serial clock to SCLK.External Clock Signal Input. The internal clock shuts down when CLK is driven by an external clock. Use a2.4576MHz oscillator (MAX11212A) or a 2.2528MHz oscillator (MAX11212B).Maxim Integrated
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceDetailed DescriptionThe MAX11212 is an ultra-low-power ( 240FA active),high-resolution, low-speed, serial-output ADC. This deviceprovides the highest resolution per unit power in the industry, and is optimized for applications that require very highdynamic range with low power such as sensors on a 4mAto 20mA industrial control loop. The MAX11212 providesa high-accuracy internal oscillator, which requires noexternal components. When used with the specified datarates, the internal digital filter provides more than 80dBrejection of 50Hz or 60Hz line noise. The MAX11212 provides a simple, system-friendly, 2-wire serial interface inthe space-saving, 10-pin FMAX package.Power-On Reset (POR)The MAX11212 utilizes power-on reset (POR) supplymonitoring circuitry on both the digital supply (DVDD)and the analog supply (AVDD). The POR circuitryensures proper device default conditions after either adigital or analog power-sequencing event.The MAX11212 performs a self-calibration operation aspart of the startup initialization sequence whenever adigital POR is triggered. It is important to have a stablereference voltage available at the REFP and REFN pinsto ensure an accurate calibration cycle. If the referencevoltage is not stable during a POR event, the part shouldbe calibrated once the reference has stabilized. The partcan be programmed for calibration by using 26 SCLKsas shown in Figure 3.The digital POR trigger threshold is approximately 1.2Vand has 100mV of hysteresis. The analog POR triggerthreshold is approximately 1.25V and has 100mV of hysteresis. Both POR circuits have lowpass filters that prevent high-frequency supply glitches from triggering thePOR. The analog supply (AVDD) and the digital supply(DVDD) pins should be bypassed using 0.1FF capacitors placed as close as possible to the package pin.Analog InputsThe MAX11212 accepts two analog inputs (AINP andAINN). The modulator input range is bipolar (-VREF to VREF).Internal OscillatorThe MAX11212 incorporates a highly stable internaloscillator that provides the system clock. The systemclock runs the internal state machine and is trimmed toMaxim Integrated2.4576MHz (MAX11212A) or 2.2528MHz (MAX11212B).The internal oscillator clock is divided down to run thedigital and analog timing.ReferenceThe MAX11212 provides differential inputs REFP andREFN for an external reference voltage. Connect theexternal reference directly across REFP and REFN toobtain the differential reference voltage. The commonmode voltage range for VREFP and VREFN is between 0and VAVDD. The differential voltage range for REFP andREFN is 1V to VAVDD.Digital FilterThe MAX11212 contains an on-chip, digital lowpass filterthat processes the 1-bit data stream from the modulatorusing a SINC4 (sinx/x)4 response. When the device isoperating in single-cycle conversion mode, the filter isreset at the end of the conversion cycle. When operating in continuous conversion latent mode, the filter is notreset. The SINC4 filter has a -3dB frequency equal to24% of the data rate.Serial-Digital InterfaceThe MAX11212 communicates through a 2-wire serialinterface with a clock input and data output. The outputrate is predetermined based on the package option(MAX11212A at 120sps and MAX11212B at 13.75sps).2-Wire InterfaceThe MAX11212 is compatible with the 2-wire interfaceand uses SCLK and RDY/DOUT for serial communications. In this mode, all controls are implemented by timing the high or low phase of the SCLK. The 2-wire serialinterface only allows for data to be read out through theRDY/DOUT output. Supply the serial clock to SCLK toshift the conversion data out.The RDY/DOUT is used to signal data ready, as well asreading the data out when SCLK pulses are applied.RDY/DOUT is high by default. The MAX11212 pullsRDY/DOUT low when data is available at the end ofconversion, and stays low until clock pulses are appliedat SCLK input; on applying the clock pulses at SCLK,the RDY/DOUT outputs the conversion data on everySCLK positive edge. To monitor data availability, pullRDY/DOUT high after reading the 18 bits of data by supplying a 25th SCLK pulse.The different operational modes using this 2-wire interface are described in the following sections.9
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceData Read Following Every ConversionThe MAX11212 indicates conversion data availability as well as allows the retrieval of data through theRDY/DOUT output. The RDY/DOUT output idles at thevalue of the last bit read unless a 25th SCLK pulse isprovided, causing RDY/DOUT to idle high. RDY/DOUT ispulled low when the conversion data is available.If the data is not read before the next conversion data isupdated, the old data is lost, as the new data overwritesthe old value.Data Read Followed by Self-CalibrationTo initiate self-calibration at the end of a data read,provide a 26th SCLK pulse. After reading the 16 bits ofconversion data, a 25th positive edge on SCLK pullsthe RDY/DOUT output back high, indicating end of dataread. Provide a 26th SCLK pulse to initiate a self-calibration routine starting on the falling edge of the 26th SCLK.A subsequent falling edge of RDY/DOUT indicates dataavailability at the end of calibration. The timing is illustrated in Figure 3.Figure 1 shows the timing diagram for the data read.Once a low is detected on RDY/DOUT, clock pulses atSCLK clock out the data. Data is shifted out MSB firstand is in binary two’s complement format. Once all thedata has been shifted out, a 25th SCLK is required topull the RDY/DOUT output back to the idle high state.See Figure 2.t1t5t2SCLK12324t3t4RDY/DOUTD17D160t6CONVERSION IS DONEDATA IS AVAILABLECONVERSION IS DONEDATA IS AVAILABLEt7Figure 1. Timing Diagram for Data Read After ConversionSCLK123242525TH SLK RISING EDGEPULLS RDY/DOUTHIGHRDY/DOUTD17D160CONVERSION IS DONEDATA IS AVAILABLECONVERSION IS DONEDATA IS AVAILABLEFigure 2. Timing Diagram for Data Read Followed by RDY/DOUT Being Asserted High Using 25th SCLK10Maxim Integrated
MAX1121218-Bit, Single-Channel, Ultra-Low Power, DeltaSigma ADC with 2-Wire Serial InterfaceCALIBRATION STARTS ON 26TH SCLKSCLK1232524261225TH SCLK PULLSRDY/DOUT HIGHRDY/DOUTD17D160D17CONVERSION IS DONEDATA IS AVAILABLED16CONVERSION IS DONEDATA IS AVAILABLE AFTER CALIBRATIONt8Figure 3. Timing Diagra
The MAX11212 is an ultra-low power ( 300. FA max active current), high-resolution, serial-output ADC. This device provides the highest resolution per unit power in the industry, and is optimized for applications that require very high dynamic range with low power such as sensors on a 4mA to 20mA industrial control loop. The
Windows XP Professional 32-Bit/64-Bit, Windows Vista Business 32-Bit/64-Bit, Red Hat Enterprise Linux WS v4.0 32-bit/64-bit, Red Hat Enterprise Desktop v5.0 32-bit/64-bit (with Workstation Option), SUSE Linux Enterprise (SLE) desktop and server v10.1 32-bit/64-bit Resources Configuration LUTs
8127FS–AVR–02/2013 4. Register Summary Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page 0x3F SREG I T H S V N Z C Page 12 0x3E SPH Stack Poin
Microsoft Windows 7, 32-bit and 64-bit Microsoft Windows 8 & 8.1, 32-bit and 64-bit Microsoft Windows 10, 32-bit and 64-bit Microsoft Windows Server 2008 R2 Microsoft Windows Server 2012, 64-bit only RAM: Minimum 2 GB for the 32-bit versions of Microsoft Windows 7, Windows 8, Windows 8.1, and Windows 10.
Implementation o Load bit o Read logic o Write logic Multi-bit register Bit out load in if load(t-1) then out(t) in(t-1) else out(t) out(t-1) 1-bit register o Register’s width: a trivial parameter o Read logic o Write logic Bit. . . w-bit register out load in w w Bit Bit Aside: Hardware Simulation Relevant topics from the HW simulator tutorial:
Windows Desktop Windows 7 (32-bit and 64-bit) KB4054518 must be installed on Windows 7 (32-bit and 64-bit) systems. For more information, read the KB article here.* Windows 7 Embedded (32-bit and 64-bit) KB4054518 must be installed on Windows 7 Embedded (32-bit and 64-bit) systems. For more information, read the KB article here.*
Jan 25, 2016 · Windows 10 (32-bit and 64-bit) Windows 8.1 (32- bit and 64-bit) Windows 8 (32-bit and 64-bit) Windows 7 (32-bit and 64-bit) Java version of API and Wizard: Ubuntu 11.0.4, MacOS 10.7 and 10.8; Java 8 Supported Virtualization Environments: Support for
23. coupling for corkscrew and 24. lanyard hole 25. bit wrench 26. bit case with 27. – bit Hex 3 28. – bit Hex 4 29. – bit Phillips 0 30. – bit Phillips 3 31. – bit Torx 10 32. – bit Torx 15 33. space for additional bits 34. mini screwdriv
phases attained more algae for future oil extraction (Day 32 was in growing phase). After ultrasonication, the lipids were extracted by the Folchs method. The lipid content was 8.6% by weight. 0 0.05 0.1 0.15 0.2 0.25 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 Algae Mass (grams) Time (days) Haematococcus Growth in Bolds Basal .
